



# **IPC-7351B**

**2010**

## **Generic Requirements for Surface Mount Design and Land Pattern Standard**

June 2010

Supersedes IPC-7351A

February 2007

*A standard developed by IPC*

*Association Connecting Electronics Industries*



**The Principles of Standardization**

In May 1995 the IPC's Technical Activities Executive Committee (TAEC) adopted Principles of Standardization as a guiding principle of IPC's standardization efforts.

**Standards Should:**

- Show relationship to Design for Manufacturability (DFM) and Design for the Environment (DFE)
- Minimize time to market
- Contain simple (simplified) language
- Just include spec information
- Focus on end product performance
- Include a feedback system on use and problems for future improvement

**Standards Should Not:**

- Inhibit innovation
- Increase time-to-market
- Keep people out
- Increase cycle time
- Tell you how to make something
- Contain anything that cannot be defended with data

**Notice**

IPC Standards and Publications are designed to serve the public interest through eliminating misunderstandings between manufacturers and purchasers, facilitating interchangeability and improvement of products, and assisting the purchaser in selecting and obtaining with minimum delay the proper product for his particular need. Existence of such Standards and Publications shall not in any respect preclude any member or nonmember of IPC from manufacturing or selling products not conforming to such Standards and Publication, nor shall the existence of such Standards and Publications preclude their voluntary use by those other than IPC members, whether the standard is to be used either domestically or internationally.

Recommended Standards and Publications are adopted by IPC without regard to whether their adoption may involve patents on articles, materials, or processes. By such action, IPC does not assume any liability to any patent owner, nor do they assume any obligation whatever to parties adopting the Recommended Standard or Publication. Users are also wholly responsible for protecting themselves against all claims of liabilities for patent infringement.

**IPC Position Statement on Specification Revision Change**

It is the position of IPC's Technical Activities Executive Committee that the use and implementation of IPC publications is voluntary and is part of a relationship entered into by customer and supplier. When an IPC publication is updated and a new revision is published, it is the opinion of the TAEC that the use of the new revision as part of an existing relationship is not automatic unless required by the contract. The TAEC recommends the use of the latest revision. Adopted October 6, 1998

**Why is there a charge for this document?**

Your purchase of this document contributes to the ongoing development of new and updated industry standards and publications. Standards allow manufacturers, customers, and suppliers to understand one another better. Standards allow manufacturers greater efficiencies when they can set up their processes to meet industry standards, allowing them to offer their customers lower costs.

IPC spends hundreds of thousands of dollars annually to support IPC's volunteers in the standards and publications development process. There are many rounds of drafts sent out for review and the committees spend hundreds of hours in review and development. IPC's staff attends and participates in committee activities, typesets and circulates document drafts, and follows all necessary procedures to qualify for ANSI approval.

IPC's membership dues have been kept low to allow as many companies as possible to participate. Therefore, the standards and publications revenue is necessary to complement dues revenue. The price schedule offers a 50% discount to IPC members. If your company buys IPC standards and publications, why not take advantage of this and the many other benefits of IPC membership as well? For more information on membership in IPC, please visit [www.ipc.org](http://www.ipc.org) or call 847/597-2872.

Thank you for your continued support.



IPC-7351B

# Generic Requirements for Surface Mount Design and Land Pattern Standard

Developed by the Surface Mount Land Patterns Subcommittee (1-13)  
of the Printed Board Design Committee (1-10) of IPC

***Supersedes:***

IPC-7351A - February 2007  
IPC-7351 - February 2005  
IPC-SM-782A with  
Amendments 1 & 2 -  
December 1999

Users of this publication are encouraged to participate in the  
development of future revisions.

Contact:

IPC  
3000 Lakeside Drive, Suite 309S  
Bannockburn, Illinois  
60015-1249  
Tel 847615.7100  
Fax 847615.7105

This Page Intentionally Left Blank

## Acknowledgment

Any document involving a complex technology draws material from a vast number of sources. While the principal members of the Surface Mount Land Patterns Subcommittee (1-13) of the Printed Board Design Committee (1-10) are shown below, it is not possible to include all of those who assisted in the evolution of this standard. To each of them, the members of the IPC extend their gratitude.

---

### Printed Board Design Committee

Chair  
Lionel Fullwood  
WKK Distribution, Ltd.

### Surface Mount Land Pattern Subcommittee

Chair  
Karen E. McConnell, C.I.D.  
Northrop Grumman Corp.  
  
Vice-Chair  
Gary M. Ferrari, C.I.D.+  
FTG Circuits

### Technical Liaisons of the IPC Board of Directors

Peter Bigelow  
IMI Inc.  
  
Sammy Yi  
Flextronics International

---

### Surface Mount Land Patterns Subcommittee

Rene Allard, General Dynamics  
Canada, Ltd.

Richard Arnold, Continental  
Automotive Systems

Tom Boehm, GE Intelligent Platforms

John Brinkerhoff, Motorola Inc.

William C. Dieffenbacher, BAE  
Systems Platform Solutions

Joseph Duggan, Raytheon Company

Lionel Fullwood, WKK Distribution  
Ltd.

Michael Green, Lockheed Martin Space  
Systems Company

Thomas Hausherr, Mentor Graphics

William Hazen, Raytheon Company

Dave Horrigan, APD Communications  
Ltd

Robert Hunkins, Mitel

Narinder Kumar, Pelco Inc.

Donald Kyle, Schlumberger Well  
Services

Kenneth Manning, Raytheon Company

Jeff Mellquist, Mentor Graphics

Jack Olson, Caterpillar Inc.

Deepak Pai, General Dynamics Info.  
Sys., Inc

Don Schmieder, Plexus Electronic  
Assembly Corporation

Tom Selby, Thermo Fisher Scientific

Jeff Shubrooks, Raytheon Company

Vern Solberg, Solberg Technical  
Consulting

Craig Swanson, Integritysim Inc.

Rick Thompson, Stellar  
Microelectronics Inc.

Dewey Whittaker, Honeywell Inc. Air  
Transport Systems

Michael Yuen, Foxconn

# Table of Contents

<b>1</b>	<b>SCOPE</b> .....	1	3.5.2	Solder Mask Clearances .....	41
1.1	Purpose .....	1	3.5.3	Land Pattern Surface Finishes .....	41
1.2	Documentation Hierarchy .....	1	<b>4</b>	<b>COMPONENT QUALITY VALIDATION</b> .....	42
1.2.1	Component and Land Pattern Family Structure .....	2	4.1	Validation Techniques .....	42
1.3	Performance Classification .....	2	<b>5</b>	<b>TESTABILITY</b> .....	43
1.3.1	Producibility Levels .....	2	5.1	Printed Board and Assembly Test .....	43
1.4	Land Pattern Determination .....	2	5.1.1	Bare Printed Board Test .....	43
1.5	Terms and Definitions .....	3	5.1.2	Assembled Printed Board Test .....	43
1.6	Revision Level Changes .....	6	5.2	Nodal Access .....	43
<b>2</b>	<b>APPLICABLE DOCUMENTS</b> .....	7	5.2.1	Test Philosophy .....	44
2.1	IPC .....	7	5.2.2	Test Strategy for Bare Printed Boards .....	44
2.2	Electronic Industries Association .....	7	5.3	Full Nodal Access for Assembled Printed Board .....	44
2.3	Joint Industry Standards (IPC) .....	7	5.3.1	In-Circuit Test Accommodation .....	44
2.4	International Electrotechnical Commission .....	7	5.3.2	Multi-Probe Testing .....	45
2.5	Joint Electron Device Engineering Council (JEDEC) .....	7	5.4	Limited Nodal Access .....	45
<b>3</b>	<b>DESIGN REQUIREMENTS</b> .....	7	5.5	No Nodal Access .....	45
3.1	Dimensioning Systems .....	7	5.6	Clam-Shell Fixtures Impact .....	45
3.1.1	Component Tolerancing .....	8	5.7	Printed Board Test Characteristics .....	45
3.1.2	Land Tolerancing .....	12	5.7.1	Test Land Pattern Spacing .....	45
3.1.3	Fabrication Allowances .....	12	5.7.2	Test Land Size and Shape .....	45
3.1.4	Assembly Tolerancing .....	12	5.7.3	Design for Test Parameters .....	46
3.1.5	Dimension and Tolerance Analysis .....	12	<b>6</b>	<b>PRINTED BOARD STRUCTURE TYPES</b> .....	46
3.2	Design Producibility .....	29	6.1	General Considerations .....	48
3.2.1	SMT Land Pattern .....	29	6.1.1	Categories .....	49
3.2.2	Standard Component Selection .....	29	6.1.2	Thermal Expansion Mismatch .....	49
3.2.3	Circuit Substrate Development .....	29	6.2	Organic-Base Material .....	49
3.2.4	Assembly Considerations .....	29	6.3	Nonorganic Base Materials .....	49
3.2.5	Provision for Automated Test .....	29	6.4	Alternative Printed Board Structures .....	49
3.2.6	Documentation for SMT .....	29	6.4.1	Supporting-Plane Printed Board Structures .....	49
3.3	Environmental Constraints .....	30	6.4.2	High-Density Printed Board Technology .....	49
3.3.1	Moisture Sensitive Components .....	30	6.4.3	Constraining Core Structures .....	49
3.3.2	End-Use Environment Considerations .....	30	6.4.4	Porcelainized Metal (Metal Core) Structures .....	49
3.4	Design Rules .....	31	<b>7</b>	<b>ASSEMBLY CONSIDERATIONS FOR SURFACE MOUNT TECHNOLOGY (SMT)</b> .....	49
3.4.1	Component Spacing .....	31	7.1	SMT Assembly Process Sequence .....	49
3.4.2	Single-and Double-Sided Printed Board Assembly .....	32	7.2	Substrate Preparation .....	50
3.4.3	Component Stand-off Height for Cleaning .....	32	7.2.1	Adhesive Application .....	50
3.4.4	Fiducial Marks .....	33	7.2.2	Conductive Adhesive .....	50
3.4.5	Conductors .....	35	7.2.3	Solder Paste Application .....	50
3.4.6	Via Guidelines .....	35	7.2.4	Solder Preforms .....	51
3.4.7	Standard Printed Board Fabrication Allowances .....	37	7.3	Component Placement .....	51
3.4.8	Panelization .....	39	7.3.1	Component Data Transfer .....	51
3.5	Outer Layer Surface Finishes .....	41	7.4	Soldering Processes .....	51
3.5.1	Solder Mask Finishes .....	41	7.4.1	Wave Soldering .....	51

7.4.2	Vapor Phase (VP) Soldering	52	8.7.4	Resistance to Soldering Process Temperatures	58
7.4.3	IR Reflow Soldering	52	8.8	SOD123	58
7.4.4	Hot Air/Gas Convection	52	8.8.1	Basic Construction	58
7.4.5	Laser Reflow Soldering	53	8.8.2	Marking	58
7.4.6	Conduction Reflow Soldering	53	8.8.3	Carrier Package Format	58
7.5	Cleaning	53	8.8.4	Resistance to Soldering Process Temperatures	59
7.6	Repair/Rework	53	8.9	SOT143	59
7.6.1	Heatsink	53	8.9.1	Basic Construction	59
7.6.2	Dependence on Printed Board Material	53	8.9.2	Marking	59
7.6.3	Dependence on Copper Land and Conductor Layout	53	8.9.3	Carrier Package Format	59
<b>8</b>	<b>IPC-7352 DISCRETE COMPONENTS</b>	<b>54</b>	8.9.4	Resistance to Soldering Process Temperatures	59
8.1	Chip Resistors (RESC)	54	8.10	SOT223	59
8.1.1	Basic Construction	54	8.10.1	Basic Construction	59
8.1.2	Marking	55	8.10.2	Marking	59
8.1.3	Carrier Package Format	55	8.10.3	Carrier Package Format	59
8.1.4	Resistance to Soldering Process	55	8.10.4	Resistance to Soldering Process Temperatures	59
8.2	Chip Capacitors (CAPC)	55	8.11	DKPAK (TO)	60
8.2.1	Basic Construction	55	8.11.1	Basic Construction	60
8.2.2	Marking	55	8.11.2	Marking	60
8.2.3	Carrier Package Format	55	8.11.3	Carrier Package Format	60
8.2.4	Resistance to Soldering Process Temperatures	56	8.11.4	Resistance to Soldering Process Temperatures	60
8.3	Inductors (INDC, INDM, INDP)	56	8.12	Electrolytic Aluminum Capacitor (CAPAE)	60
8.3.1	Basic Construction	56	8.12.1	Basic Construction	60
8.3.2	Marking	56	8.12.2	Marking	60
8.3.3	Carrier Package Format	56	8.12.3	Carrier Package Format	60
8.3.4	Resistance to Soldering Process Temperatures	56	8.12.4	Resistance to Soldering Process Temperatures	60
8.4	Molded Body (CAPMP, CAPM, DIOM, FUSM, INDM, INDP, LEDM, RESM)	57	8.13	Small Outline Diode, Flat Lead (SODFL)/Small Outline Transistor, Flat Lead (SOTFL)	61
8.4.1	Basic Construction	57	8.13.1	Basic Construction	61
8.4.2	Marking	57	8.13.2	Marking	61
8.4.3	Carrier Package Format	57	8.13.3	Carrier Package Format	61
8.4.4	Resistance to Soldering Process Temperatures	57	8.13.4	Resistance to Soldering Process Temperatures	61
8.5	Metal Electrode Face (DIOMELF, RESMELF)	57	<b>9</b>	<b>IPC-7353 GULLWING LEADED COMPONENTS, TWO SIDES</b>	<b>61</b>
8.5.1	Basic Construction	57	9.1	SOIC	62
8.5.2	Marking	57	9.1.1	Basic Construction	62
8.5.3	Carrier Package Format	57	9.1.2	Marking	62
8.5.4	Resistance to Soldering Process Temperatures	57	9.1.3	Carrier Package Format	62
8.6	SOT23	58	9.1.4	Resistance to Soldering Process Temperatures	62
8.6.1	Basic Construction	58	9.2	SOP8/SOP64 (SOP)	63
8.6.2	Marking	58	9.2.1	Basic Construction	63
8.6.3	Carrier Package Format	58	9.2.2	Marking	63
8.6.4	Resistance to Soldering Process Temperatures	58	9.2.3	Carrier Package Format	63
8.7	SOT89	58	9.2.4	Resistance to Soldering Process Temperatures	64
8.7.1	Basic Construction	58	9.3	SOP127	64
8.7.2	Marking	58	9.3.1	Marking	64
8.7.3	Carrier Package Format	58	9.3.2	Carrier Package Format	64

9.3.3	Resistance to Soldering Process Temperatures . . . . .	64	14.4.1	Land Approximation . . . . .	79
9.4	CFP127 . . . . .	64	14.4.3	Land Pattern Calculator. . . . .	80
9.4.1	Marking . . . . .	64	14.5	Chip Array Component Lead Packages. . . . .	80
9.4.2	Carrier Packages Format . . . . .	64	14.5.1	Concave Chip Array Packages (RESCAV, CAPCAV, INDCAV, OSCSC, OSCCCC) . . . . .	80
9.4.3	Resistance to Soldering Process Temperatures . . . . .	64	14.5.2	Convex Chip Array Packages (RESCAXE, RESCAXS) . . . . .	80
<b>10</b>	<b>IPC-7354 J-LEADED COMPONENTS, TWO SIDES</b> .65		14.5.3	Flat Chip Array Packages (RESCAF, CAPCAF, INDCAF). . . . .	81
10.1	Basic Construction . . . . .	65	<b>15</b>	<b>IPC-7359 NO-LEAD COMPONENTS (QFN, PQFN, SON, PSON, DFN, LCC)</b> . . . . .	81
10.2	Marking . . . . .	65	15.1	LCC . . . . .	81
10.3	Carrier Package Format. . . . .	65	15.1.1	Marking . . . . .	82
10.4	Process Considerations . . . . .	66	15.1.2	Carrier Package Format. . . . .	82
<b>11</b>	<b>IPC-7355 GULL-WING LEADED COMPONENTS, FOUR SIDES</b> . . . . .	66	15.1.3	Process Considerations . . . . .	82
11.1	BQFP or PQFP . . . . .	68	15.2	Quad Flat No-Lead (QFN) . . . . .	83
11.1.1	Carrier Package Format. . . . .	68	15.2.1	Marking . . . . .	84
11.2	QFP . . . . .	68	15.2.2	Carrier Package Format. . . . .	84
11.2.1	Carrier Package Format. . . . .	68	15.2.3	Process Considerations . . . . .	84
11.3	CQFP. . . . .	68	15.2.4	Solder Mask Considerations . . . . .	84
11.3.1	Carrier Package Format. . . . .	69	15.3	Small Outline No-Lead (SON) . . . . .	85
<b>12</b>	<b>IPC-7356 J LEADED COMPONENTS, FOUR SIDES</b> . . . . .	69	15.3.1	Marking . . . . .	85
12.1	PLCC . . . . .	71	15.3.2	Carrier Package Format. . . . .	85
12.1.1	Premolded Plastic Chip Carriers . . . . .	71	15.3.3	Process Considerations . . . . .	85
12.1.2	Postmolded Plastic Chip Carriers . . . . .	71	15.3.4	Solder Mask Considerations . . . . .	85
12.2	PLCCR . . . . .	71	15.4	Small Outline and Quad Flat No-Lead with Pullback Leads (PQFN, PSON) . . . . .	85
12.2.1	Premolded Plastic Chip Carriers . . . . .	71	15.5	Dual Flat No-Lead (DFN) . . . . .	85
12.2.2	Postmolded Plastic Chip Carriers . . . . .	71	15.5.1	Basic Construction . . . . .	85
13	IPC-7357 POST (DIP) LEADS, TWO SIDES . . . . .	72	15.5.2	Marking . . . . .	85
13.1	Termination Materials . . . . .	72	15.5.3	Carrier Package Format. . . . .	85
13.2	Marking . . . . .	72	15.5.4	Resistance to Soldering Process Temperatures . . . . .	86
13.3	Carrier Package Format. . . . .	72	<b>16</b>	<b>ZERO COMPONENT ORIENTATIONS</b> . . . . .	86
13.4	Resistance to Soldering Process Temperatures . . . . .	72	<b>APPENDIX A (INFORMATIVE) TEST PATTERNS – PROCESS EVALUATIONS.</b> . . . . .	93	
<b>14</b>	<b>IPC-7358 AREA ARRAY COMPONENTS (BGA, FBGA, CGA, LGA, Chip Array)</b> . . . . .	73	A.1	Test Vehicle . . . . .	93
14.1	Area Array Configurations . . . . .	73	A.2	Test Patterns -In-Process Validator . . . . .	93
14.1.1	BGA Packages. . . . .	74	A.3	Stress Testing. . . . .	94
14.1.2	Fine Pitch BGA Package (FBGA). . . . .	75	<b>APPENDIX B IPC-7351 LAND PATTERN CALCULATOR</b> . . . . .	95	
14.1.3	Ceramic/Plastic Column Grid Arrays (CGA) . . . . .	76	B.1	Software Installation . . . . .	95
14.1.4	Plastic Land Grid Arrays (LGA) . . . . .	76	B.2	Software Usage . . . . .	95
14.2	General Configuration Issues . . . . .	76	B.3	Software Updates . . . . .	95
14.2.1	Device Outlines . . . . .	76	<b>FIGURES</b>		
14.2.2	Contact Matrix Options . . . . .	76	Figure 3-1	Profile Tolerancing Method . . . . .	8
14.2.3	Selective Depopulation . . . . .	77	Figure 3-2	Example of 3216 (1206) Capacitor Dimensioning for Optimum Solder Fillet Condition . . . . .	9
14.2.4	Attachment Site Planning . . . . .	77			
14.2.5	Defining Contact Assignment . . . . .	78			
14.3	Handling and Shipping . . . . .	78			
14.4	Land Pattern Analysis . . . . .	78			

Figure 3-3	Profile Dimensioning of Gull-Wing Leaded SOIC . . . . .	10	Figure 8-14	Aluminum Electrolytic Capacitor (CAPAE) Construction . . . . .	60
Figure 3-4	Pitch for Multiple Leaded Components . . . . .	14	Figure 8-15	SODFL/SOTFL Construction . . . . .	61
Figure 3-6	Examples of Land Shape Modifiers . . . . .	25	Figure 9-1	SOIC Construction . . . . .	63
Figure 3-7	Examples of Chamfered Corner Modifiers . . . . .	27	Figure 9-2	SOP8/SOP63 Construction . . . . .	63
Figure 3-8	Component Orientation for Wave-Solder Applications . . . . .	31	Figure 9-3	SOP127 Construction . . . . .	64
Figure 3-9	Alignment of Similar Components . . . . .	32	Figure 9-4	CFP127 Construction . . . . .	64
Figure 3-11	Local Fiducials . . . . .	33	Figure 10-1	SOJ Construction . . . . .	65
Figure 3-10	Global/Panel Fiducials . . . . .	33	Figure 11-2	QFP Construction . . . . .	68
Figure 3-13	Fiducial Size and Clearance Requirements . . . . .	34	Figure 11-1	BQFP Construction . . . . .	68
Figure 3-12	Fiducial Locations on a Printed Board . . . . .	34	Figure 11-3	CQFP Construction . . . . .	68
Figure 3-14	Use of Vias in High Component Density Printed Boards . . . . .	35	Figure 12-1	PLCC Construction . . . . .	71
Figure 3-15	Land Pattern to Via Relationship . . . . .	35	Figure 12-2	PLCCR Construction . . . . .	71
Figure 3-16	Examples of Via Positioning Concepts . . . . .	36	Figure 13-1	DIP Construction . . . . .	72
Figure 3-17	Vias under Components . . . . .	36	Figure 14-1	Ball Grid Array (BGA) IC Package Example . . . . .	74
Figure 3-18	Filled and Capped Via Structure . . . . .	37	Figure 14-2	Example of Plastic BGA Package Configurations . . . . .	74
Figure 3-19	Via-in-Pad Process Description . . . . .	37	Figure 14-3	Ceramic/Plastic Column Grid Array (CGA) Package . . . . .	76
Figure 3-20	Conductor Description . . . . .	38	Figure 14-4	Plastic Land Grid Array (LGA) Package Construction . . . . .	76
Figure 3-22	Typical Copper Glass Laminate Panel . . . . .	39	Figure 14-5	Variation of BGA Contact Pitch in Common Package Outlines . . . . .	76
Figure 3-21	Examples of Modified Landscapes . . . . .	39	Figure 14-6	One Package Size, Two Full Matrices . . . . .	77
Figure 3-23	Conductor Clearance for V-Groove Scoring . . . . .	40	Figure 14-8	Staggered Matrix . . . . .	77
Figure 3-24	Breakaway (Routed Pattern) with Routed Slots . . . . .	40	Figure 14-7	Perimeter and Thermally Enhanced Matrices . . . . .	77
Figure 3-25	Gang Solder Mask Window . . . . .	41	Figure 14-9	Selective Depopulation . . . . .	77
Figure 3-26	Pocket Solder Mask Window . . . . .	41	Figure 14-10	Device Orientation and Contact A1 Position . . . . .	78
Figure 4-1	Component Operating Temperature Limits . . . . .	42	Figure 14-11	Side Concave Chip Component . . . . .	81
Figure 5-1	Test Via Grid Concepts . . . . .	44	Figure 14-13	Convex Chip Component "E Version" . . . . .	81
Figure 5-2	General Relationship between Test Contact Size and Test Probe Misses . . . . .	45	Figure 14-12	Corner Concave Chip Component . . . . .	81
Figure 5-3	Test Probe Feature Distance from Component . . . . .	46	Figure 14-14	Convex Chip Component "S Version" . . . . .	81
Figure 7-1	Typical Process Flow for One-Sided SMT . . . . .	50	Figure 14-15	Flat Chip Component . . . . .	81
Figure 7-2	Assembly Process Flow for Two-Sided Surface Mount with THT . . . . .	50	Figure 15-1	LCC Component . . . . .	82
Figure 8-1	Packaging of Discrete Components . . . . .	54	Figure 15-2	Quad Flat No-Lead (QFN) Construction . . . . .	83
Figure 8-2	Chip Resistor Construction . . . . .	55	Figure 15-3	Quad Flat No-Lead (QFN) Construction (Cross-Sectional View) . . . . .	83
Figure 8-3	Chip Capacitor Construction . . . . .	56	Figure 15-4	QFN Devices with Multiple Paste Mask Apertures . . . . .	84
Figure 8-6	MELF Component Construction . . . . .	57	Figure 15-5	Small Outline No-Lead (SON) Construction . . . . .	85
Figure 8-7	Break-Away Diagram of MELF Components . . . . .	57	Figure 15-6	Pullback Quad Flat No Lead (PQFN) and Small Outline No Lead (PSON) Construction . . . . .	85
Figure 8-5	Molded Body Construction . . . . .	57	Figure 15-7	DFN Construction . . . . .	86
Figure 8-8	SOT23 Construction SOT23 Construction . . . . .	58	Figure 16-1	Zero Component Rotations for Common Package Outlines . . . . .	87
Figure 8-9	SOT 89 Construction . . . . .	58	Figure A-1	General Description of Process Validation Contact Pattern and Interconnect . . . . .	93
Figure 8-10	SOD123 Construction . . . . .	59			
Figure 8-11	SOT143 Construction . . . . .	59			
Figure 8-12	SOT223 Construction . . . . .	60			
Figure 8-13	DPAK (TO) Construction . . . . .	60			

Figure A-2	Photoimage of IPC Test Board for Primary Side . . . . .	94
------------	---	----

**TABLES**

Table 3-1	Tolerance Analysis Elements for Chip Devices . . . . .	15	Table 6-1	Printed Board Structure Comparison . . . . .	46
Table 3-2	Flat Ribbon L and Gull-Wing Leads (greater than 0.625 mm pitch) (unit: mm) . . . . .	16	Table 6-2	Printed Board Structure Selection Considerations . . . . .	48
Table 3-3	Flat Ribbon L and Gull-Wing Leads (less than or equal to 0.625 mm pitch) (unit: mm) . . . . .	16	Table 6-3	Printed Board Structure Material Properties . . . . .	48
Table 3-4	J Leads (unit: mm) . . . . .	16	Table 8-1	Solderability Tests for Discrete Components . . . . .	54
Table 3-5	Rectangular or Square-End Components (Capacitors and Resistors) Equal to or Larger than 1608 (0603) (unit: mm) . . . . .	17	Table 8-2	Solderability, Bath Method: Test Severities (duration and temperature) . . . . .	55
Table 3-6	Rectangular or Square-End Components (Capacitors and Resistors) Smaller than 1608 (0603) (unit: mm) . . . . .	17	Table 8-3	Package Peak Reflow Temperatures . . . . .	55
Table 3-7	Cylindrical End Cap Terminations (MELF) (unit: mm) . . . . .	17	Table 9-1	Solderability Tests for Gullwing Leaded Components, Two Sides . . . . .	62
Table 3-8	Leadless Chip Carrier with Castellated Terminations (unit: mm) . . . . .	17	Table 9-2	Solderability, Bath Method: Test Severities (duration and temperature) . . . . .	62
Table 3-9	Concave Chip Array Component Lead Package (unit: mm) . . . . .	18	Table 9-3	Package Peak Reflow Temperatures . . . . .	63
Table 3-10	Convex Chip Array Component Lead Package (unit: mm) . . . . .	18	Table 10-1	Solderability Tests for J-Leaded Components, Two Sides . . . . .	65
Table 3-11	Flat Chip Array Component Lead Package (unit: mm) . . . . .	18	Table 10-2	Solderability, Bath Method: Test Severities (duration and temperature) . . . . .	66
Table 3-12	Butt Joints (unit: mm) . . . . .	18	Table 10-3	Package Peak Reflow Temperatures . . . . .	66
Table 3-13	Inward Flat Ribbon L-Leads (Molded Inductors, Diodes & Polarized Capacitors) (unit: mm) . . . . .	19	Table 11-1	Solderability Tests for Gullwing Components, Four Sides . . . . .	66
Table 3-14	Flat Lug Leads (unit: mm) . . . . .	19	Table 11-2	Solderability, Bath Method: Test Severities (duration and temperature) . . . . .	67
Table 3-15	Quad Flat No-Lead (unit: mm) . . . . .	19	Table 11-3	Package Peak Reflow Temperatures . . . . .	67
Table 3-16	Small Outline No-Lead (unit: mm) . . . . .	19	Table 12-1	Solderability Tests for J-Leaded Components, Four Sides . . . . .	69
Table 3-17	Ball Grid Array Components (unit: mm) . . . . .	20	Table 12-2	Solderability, Bath Method: Test Severities (duration and temperature) . . . . .	70
Table 3-18	Small Outline and Quad Flat No-Lead with Pullback Leads (unit: mm) . . . . .	20	Table 12-3	Package Peak Reflow Temperatures . . . . .	70
Table 3-19	Corner Concave Component Oscillator Lead Package (unit: mm) . . . . .	20	Table 13-1	Solderability Tests for Post (DIP) Leads, Two Sides . . . . .	72
Table 3-20	Aluminium Electrolytic Capacitor and 2-pin Crystal (unit: mm) . . . . .	20	Table 13-2	Solderability, Bath Method: Test Severities (duration and temperature) . . . . .	73
Table 3-21	Column and Land Grid Array (unit: mm) . . . . .	21	Table 13-3	Package Peak Reflow Temperatures . . . . .	73
Table 3-22	Small Outline Components, Flat Lead (unit: mm) . . . . .	21	Table 14-1	Solderability Tests for Discrete Components . . . . .	74
Table 3-23	IPC-7351 Land Pattern Naming Convention . . . . .	24	Table 14-2	Package Peak Reflow Temperatures . . . . .	75
Table 3-24	Product Categories and Worst-Case Use Environments for Surface Mounted Electronics (For Reference Only) . . . . .	30	Table 14-3	JEDEC Standard JEP95 Allowable Ball Diameter Variations for FBGA (mm) . . . . .	75
Table 3-25	Nominal Finished Conductor Width Tolerances, 0.046 mm [0.0018 in] Copper, mm [in] . . . . .	38	Table 14-4	Ball Diameter Sizes (mm) . . . . .	78
Table 3-26	Feature Location Accuracy (units: mm [in]) . . . . .	38	Table 14-5	Land Approximation (mm) for Collapsible Solder Balls . . . . .	79
Table 3-27	Key Attributes for Various Board Surface Finishes . . . . .	42	Table 14-6	Land Approximation (mm) for Non-Collapsible Solder Balls . . . . .	79
			Table 14-7	BGA Variation Attributes (mm) . . . . .	80
			Table 14-8	Land-to-Ball Calculations for Current and Future BGA Packages (mm) . . . . .	80
			Table 15-1	Solderability Tests for No Lead Components . . . . .	82
			Table 15-2	Solderability, Bath Method: Test Severities (duration and temperature) . . . . .	83
			Table 15-3	Package Peak Reflow Temperatures . . . . .	83

# Generic Requirements for Surface Mount Design and Land Pattern Standard

## 1 SCOPE

This document provides generic requirements on land pattern geometries used for the surface attachment of electronic components, as well as surface mount design recommendations for achieving the best possible solder joints to the devices assembled.

**1.1 Purpose** The intent of the information presented herein is to provide the appropriate size, shape and tolerance of surface mount land patterns to insure sufficient area for the appropriate solder fillet to meet the requirements of IPC J-STD-001, and also to allow for inspection, testing, and rework of those solder joints. Designers can use the information contained herein to establish standard land pattern geometries not only for manual designs but also for computer-aided design systems. Whether parts are mounted on one or both sides of the printed board, subjected to wave, reflow, or other type of soldering, the land pattern and part dimensions should be optimized to insure proper solder joint and inspection criteria.

Land patterns become a part of the printed board circuitry and they are subject to the producibility levels and tolerances associated with fabrication and assembly processes. The producibility aspects also pertain to the use of solder mask and the registration required between the solder mask and the conductor patterns.

In addition to the land pattern geometries required for proper solder joint formation, other mounting conditions must be considered, such as solder mask clearance, solder paste stencil aperture sizes, clearance between adjacent components, clearance between the bottom of the component and the printed board surface (if relevant), keep-out areas (if relevant), and suitable rules for adhesive applications. These additional features become part of the overall land pattern standard for each component type.

**Note 1:** The dimensions used for component descriptions have been extracted from standards listed in Section 2. Designers should refer to the manufacturer's data sheet for specific component package dimensions.

**Caution:** Users should be aware that individual component data sheets may not meet standardized component outlines (e.g., JEDEC standard component outlines).

**Note 2:** Elements of the mounting conditions, particularly the courtyard, given in this standard are related to the reflow soldering process. Adjustments for wave or other soldering processes, if applicable, have to be carried out by the user. This may also be relevant when solder alloys other than eutectic tin lead solders are used.

**Note 3:** This standard assumes that even under worst case tolerance conditions the opportunity for an acceptable solder fillet will be maintained.

**Note 4:** Heat dissipation aspects have not been taken into account in this standard. Greater mass may require slower process speed to allow heat transfer.

**Note 5:** For surface mount components, the solder joints provide not only the electrical connection, but the mechanical support as well. Heavier components (greater weight per land) require larger lands; thus, adding additional land pattern surface will increase surface area of molten solder to enhance capabilities of extra weight. In some cases the lands shown in this standard may not apply for a particular application and may need to be increased in a land pattern library; in these cases, considering additional measures may be necessary.

**1.2 Documentation Hierarchy** This standard identifies the generic physical design principles involved in the creation of land patterns for surface mount components, and is supplemented by a shareware IPC-7351 Land Pattern Calculator that provides, through the use of a graphical user interface, the individual component dimensions and corresponding land pattern recommendations based upon families of components. The IPC-7351 Land Pattern Calculator is provided on CD-ROM as part of this standard. Updates to land pattern dimensions, including patterns for new component families, can be found on the IPC website ([www.ipc.org](http://www.ipc.org)) under the "Knowledge" menu, within "PCB Tools and Calculators." See Appendix B for more information on the IPC-7351 Land Pattern Calculator.