


**EIA/IPC/JEDEC J-STD-002E**  
**November 2017**  
**Supersedes J-STD-002D**  
**June 2013**

# *JOINT INDUSTRY STANDARD*

**Solderability Tests for  
Component Leads,  
Terminations, Lugs,  
Terminals and Wires**



Electronic Components Industry Association



---

**Notice**

ECIA, IPC and JEDEC Standards and Publications are designed to serve the public interest through eliminating misunderstandings between manufacturers and purchasers, facilitating interchangeability and improvement of products, and assisting the purchaser in selecting and obtaining with minimum delay the proper product for his particular need. Existence of such Standards and Publications shall not in any respect preclude any member or nonmember of ECIA, IPC or JEDEC from manufacturing or selling products not conforming to such Standards and Publications, nor shall the existence of such Standards and Publications preclude their voluntary use by those other than ECIA, IPC or JEDEC members, whether the standard is to be used either domestically or internationally.

Recommended Standards and Publications are adopted by ECIA, IPC or JEDEC without regard to whether their adoption may involve patents on articles, materials, or processes. By such action, ECIA, IPC or JEDEC do not assume any liability to any patent owner, nor do they assume any obligation whatever to parties adopting the Recommended Standard or Publication. Users are also wholly responsible for protecting themselves against all claims of liabilities for patent infringement. The material in this joint standard was developed by the IPC Components and Wire Solderability Specification Task Group (5-23b) of the Assembly and Joining Processes Committee (5-20), the Electronic Components Industry Association Soldering Technology Committee (STC) and the JEDEC Solid State Technology Association Committee (JC14.1)

*For Technical Information Contact:*

**EIA Standards  
Electronic Components  
Industry Association**

1111 Alderman Drive, Suite 400  
Alpharetta, GA 30005  
Phone: (678) 393-9990  
Fax: (678) 393-9998

**IPC  
Association Connecting  
Electronics Industries®**

3000 Lakeside Drive, Suite 105N  
Bannockburn, IL 60015-1249  
Phone: (847) 615-7100  
Fax: (847) 615-7105

**JEDEC Solid State Technology  
Association**

3103 North 10th Street, Suite 240-S  
Arlington, VA 22201-2107  
Phone: (703) 907-7540  
Fax: (703) 907-7583

Please use the Standard Improvement Form shown at the end of this document.



Electronic Components Industry Association



**EIA/IPC/JEDEC J-STD-002E**

# **Solderability Tests for Component Leads, Terminations, Lugs, Terminals and Wires**

A joint standard developed by IPC Component and Wire Solderability Specification Task Group (5-23b) of the Assembly and Joining Processes Committee (5-20), the Electronic Components Industry Association Soldering Technology Committee (STC) and the JEDEC Solid State Technology Association Committee (JC14.1)

Users of this publication are encouraged to participate in the development of future revisions.

***Supersedes:***

J-STD-002D - June 2013  
J-STD-002C w/Amendment 1 -  
November 2008  
J-STD-002C - December 2007  
Amendment 1 - October 2008  
J-STD-002B - February 2003  
J-STD-002A - October 1998  
J-STD-002 - April 1992

**Contact:**

**EIA Standards  
Electronic Components  
Industry Association**

1111 Alderman Drive, Suite 400  
Alpharetta, GA 30005  
Phone: (678) 393-9990  
Fax: (678) 393-9998

**JEDEC Solid State Technology  
Association**

3103 North 10th Street, Suite 240-S  
Arlington, VA 22201-2107  
Phone: (703) 907-7540  
Fax: (703) 907-7583

**IPC  
Association Connecting  
Electronics Industries®**

3000 Lakeside Drive, Suite 105N  
Bannockburn, IL 60015-1249  
Phone: (847) 615-7100  
Fax: (847) 615-7105

This Page Intentionally Left Blank

## Acknowledgment

Any document involving a complex technology draws material from a vast number of sources across many continents. While the principal members of the IPC Component and Wire Solderability Specification Task Group (5-23b) of the Assembly and Joining Processes Committee (5-20) are shown below, it is not possible to include all of those we assisted in the evolution of this joint industry standard. Additionally, there were many participants from the EIA (Electronic Components Industry Association) Soldering Technology Committee (STC) and the JEDEC Solid State Technology Association Committee (JC-14.1) Reliability Test Methods for Packaged Devices. Note: IPC is the lead organization and responsible for typesetting and release of this standard. To each of them, the members and staffs of IPC, ECIA and JEDEC Associations extend their gratitude.

---

### IPC Assembly & Joining Processes Committee

Co-Chairs  
Dan Foster  
Missile Defense Agency

Leo P. Lambert  
EPTAC Corporation

Vice Chair  
Dr. Karen Tellefsen  
Alpha Assembly Solutions

### IPC Component & Wire Solderability Specification Task Group

Chair  
David D. Hillman  
Rockwell Collins

Vice Chair  
Dennis Fritz  
MacDermid Enthone Electronics Solutions

### ECIA Soldering Technology Committee

Chair  
Douglas W. Romm  
Texas Instruments Inc.

### JEDEC JC14.1 Reliability Test Methods for Packaged Devices

Chair  
Ife Hsu  
Intel Corporation

---

### IPC Component & Wire Solderability Specification Task Group

Donald Abbott, Sensata Technologies  
David Adams, Rockwell Collins  
Dominik Alder, Lockheed Martin Space Systems Company  
Greg Alexander, Ascentech, LLC  
Elizabeth Allison, NTS - Baltimore  
Gustavo Arredondo, Para Tech Coating Inc.  
Chris Ball, Valeo Inc.  
Marvin Banks  
Dr. Martin Bayes, TE Connectivity  
Bill Beair, Raytheon Company  
Mary Bellon  
Frederick Beltran, L-3 Communications  
James Bielick, IBM Corporation  
Gerald Leslie Bogert, Bechtel Plant Machinery, Inc.  
Trevor Bowers, Adtran Inc.  
Lance Brack, Raytheon Missile Systems

Edwin Bradley, Motorola Solutions, Inc.  
Jason Bragg, Celestica - Suzhou  
Dr. Peter Bratin, ECI Technology, Inc.  
Vanja Bukva, Teledyne Dalsa  
Martin Bunce, MacDermid Enthone Electronics Solutions  
Fritz Byle, Astronautics Corp. of America  
Thomas Carlstrom, Ericsson AB  
Thomas Carroll, Boeing Company  
Giovanni Casanova, Schweitzer Engineering Laboratories, Inc.  
Calette Chamness, U.S. Army Aviation & Missile Command  
Laya (Yan) Chen, Microtek Changzhou Laboratories  
Dr. Beverley Christian, HDP User Group  
Michael Connors, NTS - Chicago  
Paul Cooke, FTG Circuits

David Corbett, DLA Land and Maritime  
Alejandro Cruz, Jabil Mexico  
James Daggett, Raytheon Company  
Richard Davidson, Honeywell Aerospace  
Ross Dillman, ACI Technologies, Inc.  
Glenn Dody, Dody Consulting  
Miguel Dominguez, Continental Temic SA de CV  
Richard Edgar, Tec-Line Inc.  
Theodore Edwards  
Ernst Eggelaar, Microtronic  
Arturo Espejo, Kester  
Brian Flemming, National Instruments  
William Fox, Lockheed Martin Missile & Fire Control  
Darrell Freiwald, Northrop Grumman Systems Corporation  
Mark Fulcher, Continental Automotive Systems

Gerald Gagnon, Extech Instruments Corporation	Kyle Loomis, Kester	William Sepp, Technic Inc.
Mahendra Gandhi, Northrop Grumman Aerospace Systems	Todd MacFadden, Bose Corporation	Jose Servin Olivares, Continental Temic SA de CV
Donald Gerstle, Google Inc.	Dr. Brian Madsen, Continental Automotive Systems	Russell Shepherd, NTS
Dr. Reza Ghaffarian, Jet Propulsion Laboratory	James Maguire, Intel Corporation	Joseph Sherfick, NSW Crane
Andrew Giamis, Andrew Corporation	Chris Mahanna, Robisan Laboratory Inc.	Lowell Sherman, DLA Land and Maritime
Cynthia Gomez, Continental Temic SA de CV	Renee Michalkiewicz, NTS - Baltimore	Jeff Shubrooks, Raytheon Company
Constantino Gonzalez, ACME Training & Consulting	George Milad, Uyemura International Corp.	Prabjit Singh, IBM Corporation
Ben Gumpert, Lockheed Martin Missile & Fire Control	Dr. Kil-Won Moon, NIST	Bradley Smith, Allegro MicroSystems Inc.
Vicka Hammill, Honeywell Inc. Air Transport Systems	Michael Moore, U.S. Army Aviation & Missile Command	Manuel Solis, Foresite, Inc.
Dr. Carol Handwerker, Purdue University	Michael Mora, Delta Group Electronics Inc.	Roger Su, L-3 Communications
Shirley He, The 5th Electronic Institute of MII	Robert Morris, Raytheon Missile Systems	Fujiang Sun, Huawei Technologies Co., Ltd.
Robert Heber, DLA Land and Maritime	Terry Munson, Foresite, Inc.	Keith Sweatman, Nihon Superior Co., Ltd.
Steven Herrberg, Raytheon Systems Company	Joshua Muonio, Analog Technologies Corporation	Toshiyasu Takei, NSK Co., Ltd.
Gaston Hidalgo, Samsung Electronics America	Hayes Myers, FTG Circuits	Royce Taylor, Raytheon Company
Eddie Hofer, Rockwell Collins	Suzanne Nachbor, Honeywell Aerospace Minneapolis	Bob Teegarden, Honeywell International
Ife Hsu, Intel Corporation	Graham Naisbitt, Gen3 Systems Limited	Dr. Karen Tellefsen, Alpha Assembly Solutions
Dr. Christopher Hunt, Pireta	Mark Northrup, IEC Electronics Analysis and Testing Laboratories	John Thompson, FCI USA, Inc.
Richard Iodice, Raytheon Company	Gerard O'Brien, Solderability Testing & Solutions, Inc.	Michael Toben, Dow Electronic Materials
Todd Jarman, L-3 Communications	Debora Obitz	Dr. Brian Toleno, Microsoft Corporation
Michael Jawitz, Orbital ATK	J. Lee Parker, JLP	Yunhua (Danny) Tu, Huawei Technologies Co., Ltd.
Sharissa Johns, Lockheed Martin Missiles & Fire Control	Mel Parrish	Donald Tyler, Corfin Industries LLC
Prakash Kapadia, Celestica - Suzhou	Douglas Pauls, Rockwell Collins	Bill Vuono, Qorvo
Gregg Klawson, General Dynamics Mission Systems	Michael Pavlov, ECI Technology, Inc.	Greg Wade, Indium Corporation
Dr. Christian Klein, Robert Bosch GmbH	John Radman, NTS	Brian Wardhaugh, Gen3 Systems Limited
Jason Koch, Robisan Laboratory Inc.	Guy Ramsey, R&D Altanova	Dr. Udo Welzel, Robert Bosch GmbH
Dr. Wei Koh, Pacrim Technology	Henry Rekers, Schneider Electric	George Wenger, Andrew Corporation
Richard Kraszewski, Plexus Corp.	Ivan Roman, Continental Temic SA de CV	Robert Wettermann, BEST Inc.
Jeffery Kukelhan, BAE Systems Platform Solutions	Irene Romero, Delta Group Electronics Inc.	Martin Wickham, National Physical Laboratory
Vijay Kumar, Lockheed Martin Missile & Fire Control	Douglas Romm, Texas Instruments Inc.	Maureen Williams, NIST
Mark Kwoka, Intersil Corporation	Mark Routley, Gen3 Systems Limited	Russell Winslow, Six Sigma
Harjinder Ladhar, Flextronics	William Russell, Raytheon Professional Services LLC	Neil Witkowski, Witkowski Consulting
Leo Lambert, EPTAC Corporation	Martin Scionti, Raytheon Missile Systems	Jere Wittig
David Lober, Kyzen Corporation	Jeff Seekatz, Raytheon Company	Linda Woody, LWC Consulting
		Yung-Herng Yau, MacDermid Enthone Electronics Solutions
		Michael Yuen, Hongfujin Precision Industry Shenzhen Co., Ltd.

# Table of Contents

<b>1</b>	<b>PREFACE</b>	1	3.4	Solder Bath Requirements	6
1.1	Scope	1	3.4.1	Solder Contamination Control	6
1.2	Purpose	1	<b>4</b>	<b>TEST PROCEDURES</b>	7
1.2.1	Shall and Should	1	4.1	Application of Flux	7
1.2.2	Document Hierarchy	1	4.2	Visual Acceptance Criteria Tests	7
1.3	Method Classification	1	4.2.1	Test A - SnPb Solder – Solder Bath/ Dip and Look Test (Leads, Wires, etc.)	7
1.3.1	Visual Acceptance Criteria Tests	1	4.2.1.1	Apparatus	7
1.3.2	Force Measurement Tests	1	4.2.1.1.1	Solder Pot/Bath	7
1.4	Coating Durability	2	4.2.1.1.2	Dipping Device	7
1.5	Solderability Backwards Compatibility	2	4.2.1.2	Preparation	8
1.6	Referee Verification Solder Dip for Tests A, B, C, A1, B1, and C1	2	4.2.1.3	Test Parameters	8
1.7	Limitations	2	4.2.1.4	Procedure	9
1.8	Contractual Agreement	2	4.2.1.5	Evaluation	9
1.9	Terms and Definitions	2	4.2.1.5.1	Magnification	9
<b>2</b>	<b>APPLICABLE DOCUMENTS</b>	3	4.2.1.5.2	Accept/Reject Criteria	9
2.1	Industry	3	4.2.2	Test B - SnPb Solder – Solder Bath/Dip and Look Test (Leadless Components)	9
2.1.1	IPC	3	4.2.2.1	Apparatus	9
2.1.2	International Electrotechnical Commission	3	4.2.2.1.1	Solder Pot/Bath	9
2.2	Government	3	4.2.2.1.2	Dipping Device	9
2.2.1	Federal5	3	4.2.2.2	Preparation	9
<b>3</b>	<b>REQUIREMENTS</b>	3	4.2.2.3	Test Parameters	9
3.1	Materials	3	4.2.2.4	Procedure	10
3.1.1	Solder	3	4.2.2.5	Evaluation	10
3.1.2	Flux	4	4.2.2.5.1	Magnification	10
3.1.2.1	Flux Maintenance	4	4.2.2.5.2	Accept/Reject Criteria	10
3.1.3	Standard Copper Wrapping Wires	4	4.2.3	Test C - SnPb Solder – Wrapped Wires Test (Lugs, Tabs, Terminals, Large Stranded Wires)	10
3.1.4	Water	4	4.2.3.1	Apparatus	10
3.2	Equipment	4	4.2.3.1.1	Solder Pot/Bath	10
3.2.1	Steam Preconditioning Apparatus	4	4.2.3.1.2	Dipping Device	11
3.2.2	Bake Preconditioning Apparatus	5	4.2.3.2	Preparation	11
3.2.3	Optical Inspection Equipment	5	4.2.3.3	Test Parameters	11
3.2.3.1	Referee Magnification	5	4.2.3.4	Procedure	12
3.2.4	Dipping Equipment	5	4.2.3.5	Evaluation	12
3.2.5	Timing Equipment	5	4.2.3.5.1	Magnification	12
3.3	Preparation for Testing	5	4.2.3.5.2	Accept/Reject Criteria	12
3.3.1	Specimen Preparation and Surface Condition	5	4.2.4	Test D - SnPb or Pb-free Solder – Resistance to Dissolution of Metallization Test	12
3.3.1.1	Preconditioning Categories	6	4.2.4.1	Apparatus	12
3.3.2	Steam Conditioning	6	4.2.4.1.1	Solder Pot/Bath	12
3.3.2.1	Post Steam Conditioning Drying	6			
3.3.2.2	Steam Equipment Maintenance	6			
3.3.3	Surfaces to be Tested	6			

4.2.4.1.2	Dipping Device .....	12	4.2.8	Test C1 - Pb-free Solder – Wrapped Wires Test (Lugs, Tabs, Terminals, Large Stranded Wires) .....	16
4.2.4.1.3	Attitude (Angle of Immersion) .....	12	4.2.8.1	Apparatus .....	16
4.2.4.2	Preparation .....	12	4.2.8.1.1	Solder Pot/Bath .....	16
4.2.4.3	Test Parameters .....	12	4.2.8.1.2	Dipping Device .....	16
4.2.4.4	Procedure .....	12	4.2.8.2	Preparation .....	17
4.2.4.5	Evaluation .....	13	4.2.8.3	Test Parameters .....	17
4.2.4.5.1	Magnification .....	13	4.2.8.4	Procedure .....	17
4.2.4.5.2	Accept/Reject Criteria .....	13	4.2.8.5	Evaluation .....	17
4.2.5	Test S - SnPb Solder – Surface Mount Process Simulation Test .....	13	4.2.8.5.1	Magnification .....	17
4.2.5.1	Apparatus .....	13	4.2.8.5.2	Accept/Reject Criteria .....	17
4.2.5.1.1	Stencil/Screen .....	13	4.2.9	Test S1 - Pb-free Solder – Surface Mount Process Simulation Test .....	17
4.2.5.1.2	Paste Application Tool .....	13	4.2.9.1	Apparatus .....	18
4.2.5.1.3	Paste Dispensing .....	13	4.2.9.1.1	Stencil/Screen .....	18
4.2.5.1.4	Test Substrate .....	13	4.2.9.1.2	Paste Application Tool .....	18
4.2.5.1.5	SnPb Reflow Equipment .....	13	4.2.9.1.3	Paste Dispensing .....	18
4.2.5.2	Preparation .....	14	4.2.9.1.4	Test Substrate .....	18
4.2.5.3	Test Parameters .....	14	4.2.9.1.5	Pb-free Reflow Equipment .....	18
4.2.5.4	Procedure .....	14	4.2.9.2	Preparation .....	18
4.2.5.5	Evaluation .....	14	4.2.9.3	Test Parameters .....	18
4.2.5.5.1	Magnification .....	14	4.2.9.4	Procedure .....	18
4.2.5.5.2	Accept/Reject Criteria .....	14	4.2.9.5	Evaluation .....	19
4.2.6	Test A1 - Pb-free Solder – Solder Bath/ Dip and Look Test (Leads, Wires, etc.) .....	14	4.2.9.5.1	Magnification .....	19
4.2.6.1	Apparatus .....	14	4.2.9.5.2	Accept/Reject Criteria .....	19
4.2.6.1.1	Solder Pot/Bath .....	14	4.3	Force Measurement Tests .....	19
4.2.6.1.2	Dipping Device .....	15	4.3.1	Test E - SnPb Solder – Wetting Balance Solder Pot Test (Leaded Components) .....	19
4.2.6.2	Preparation .....	15	4.3.1.1	Apparatus .....	19
4.2.6.3	Test Parameters .....	15	4.3.1.1.1	Dipping Device .....	19
4.2.6.4	Procedure .....	15	4.3.1.2	Preparation .....	19
4.2.6.5	Evaluation .....	15	4.3.1.3	Materials .....	19
4.2.6.5.1	Magnification .....	15	4.3.1.4	Solder Temperature .....	19
4.2.6.5.2	Accept/Reject Criteria .....	15	4.3.1.5	Procedure .....	20
4.2.7	Test B1 - Pb-free Solder – Solder Bath/Dip and Look Test (Leadless Components) .....	15	4.3.1.6	Evaluation .....	20
4.2.7.1	Apparatus .....	15	4.3.1.6.1	Magnification .....	20
4.2.7.1.1	Solder Pot/Bath .....	15	4.3.1.6.2	Accept/Reject Criteria .....	20
4.2.7.1.2	Vertical Dipping Device .....	15	4.3.2	Test F - SnPb Solder – Wetting Balance Solder Pot Test (Leadless Components) .....	20
4.2.7.2	Preparation .....	16	4.3.2.1	Apparatus .....	20
4.2.7.3	Test Parameters .....	16	4.3.2.1.1	Dipping Device .....	20
4.2.7.4	Procedure .....	16	4.3.2.2	Preparation .....	20
4.2.7.5	Evaluation .....	16	4.3.2.3	Materials .....	21
4.2.7.5.1	Magnification .....	16	4.3.2.4	Solder Temperature .....	21
4.2.7.5.2	Accept/Reject Criteria .....	16	4.3.2.5	Procedure .....	21
			4.3.2.6	Evaluation .....	22

4.3.2.6.1	Magnification .....	22	4.3.6.2.1	Flux .....	26
4.3.2.6.2	Accept/Reject Criteria .....	22	4.3.6.2.2	Solder .....	26
4.3.3	Test G - SnPb Solder – Wetting Balance Globule Test .....	22	4.3.6.2.3	Test Specimen .....	26
4.3.3.1	Apparatus .....	22	4.3.6.3	Procedure .....	27
4.3.3.1.1	Dipping Device .....	22	4.3.6.3.1	Temperature of the Solder .....	27
4.3.3.2	Materials .....	22	4.3.6.3.2	Fluxing .....	27
4.3.3.2.1	Flux .....	22	4.3.6.3.3	Dipping Angle, Immersion Depth, and Immersion Rates .....	27
4.3.3.2.2	Solder .....	22	4.3.6.3.4	Preheat .....	27
4.3.3.2.3	Test Specimen .....	22	4.3.6.4	Evaluation .....	27
4.3.3.3	Procedure .....	22	4.3.6.4.1	Magnification .....	27
4.3.3.3.1	Temperature of the Solder .....	22	4.3.6.4.2	Suggested Criteria .....	27
4.3.3.3.2	Fluxing .....	22	<b>5</b>	<b>NOTES</b> .....	27
4.3.3.3.3	Dipping Angle, Immersion Depth, and Immersion Rates .....	22	5.1	Use of Activated Flux .....	27
4.3.3.3.4	Preheat .....	24	5.2	Massive Components .....	27
4.3.3.4	Evaluation .....	24	5.3	Sampling Plans .....	27
4.3.3.4.1	Magnification .....	24	5.4	Correction for Buoyancy .....	28
4.3.3.4.2	Suggested Criteria .....	24	5.5	Preconditioning Limitations .....	28
4.3.4	Test E1 - Pb-free Solder – Wetting Balance Solder Pot Test (Leaded Components) .....	25	<b>APPENDIX A</b>	<b>Critical Component Surfaces</b> .....	29
4.3.4.1	Apparatus .....	25	<b>APPENDIX B</b>	<b>Evaluation Aids</b> .....	38
4.3.4.1.1	Dipping Device .....	25	<b>APPENDIX C</b>	<b>Calculation of Maximum Theoretical Force</b> .....	43
4.3.4.2	Preparation .....	25	<b>APPENDIX D</b>	<b>Calculation of Integrated Value of Area of the Wetting Curve</b> .....	45
4.3.4.3	Materials .....	25	<b>APPENDIX E</b>	<b>Informative Annex</b> .....	46
4.3.4.4	Solder Temperature .....	25	<b>APPENDIX F</b>	<b>J-STD-002/J-STD-003 Activated Solderability Test Flux Rationale Committee Letter</b> .....	47
4.3.4.5	Procedure .....	25	<b>APPENDIX G</b>	<b>Graphical Representations: Progression of Solder Wetting Curve Parameters As Measured By Wetting Balance Testing</b> .....	49
4.3.4.6	Evaluation .....	25	<b>APPENDIX H</b>	<b>Test Protocol for Wetting Balance Gauge Repeatability and Reproducibility (GR&amp;R) Using Copper Foil Coupons</b> .....	52
4.3.4.6.1	Magnification .....	25			
4.3.4.6.2	Accept/Reject Criteria .....	25			
4.3.5	Test F1 - Pb-free Solder – Wetting Balance Solder Pot Test (Leadless Components) .....	25			
4.3.5.1	Apparatus .....	25			
4.3.5.1.1	Dipping Device .....	25			
4.3.5.2	Preparation .....	26			
4.3.5.3	Materials .....	26			
4.3.5.4	Solder Temperature .....	26			
4.3.5.5	Procedure .....	26			
4.3.5.6	Evaluation .....	26			
4.3.5.6.1	Magnification .....	26			
4.3.5.6.2	Accept/Reject Criteria .....	26			
4.3.6	Test G1 - Pb-free Solder – Wetting Balance Globule Test .....	26			
4.3.6.1	Apparatus .....	26			
4.3.6.1.1	Dipping Device .....	26			
4.3.6.2	Materials .....	26			

### Figures

Figure 3-1	Example Reticle .....	5
Figure 4-1	Dipping Schematic .....	8
Figure 4-2	Solder Dipping Angle for Surface Mount Leaded Components .....	8
Figure 4-3	Solder Dipping Depth for Through-Hole Components .....	9
Figure 4-4	Leadless Component Immersion Depth .....	10
Figure 4-5	Illustration of Acceptable Solderable Terminal .....	11
Figure 4-6	Illustration of Unsolderable Terminal .....	11

Figure 4-7	Illustration of Acceptable Solderable Stranded Wire .....	11
Figure 4-8	Illustration of Partially Solderable Stranded Wire Showing Incomplete Fillet .....	11
Figure 4-9	Wetting Balance Apparatus .....	19
Figure 4-10	Set A Wetting Curve .....	21
Figure 4-11	Set B Wetting Curve .....	21
Figure 4-12	Component and Dipping Angle (Directly from IEC 60068-2-69) .....	24
Figure A-1	“J” Leaded Components .....	29
Figure A-2	Passive Components .....	30
Figure A-3	Gull Wing Components .....	31
Figure A-4	Leadless Chip Carrier .....	32
Figure A-5	“L” Leaded Component .....	33
Figure A-6	Exposed Pad Package .....	34
Figure A-7	Bottom-Only Termination Component .....	34
Figure A-8	Area Array Component Critical Surface .....	35
Figure A-9	Through-Hole Components – Flat Pin .....	36
Figure A-10	Through-Hole Components – Round Pin .....	37
Figure B-1	Defect Size Aid .....	38
Figure B-2	Types of Solderability Defects .....	39
Figure B-3	Aids in Evaluation of 5% Allowable Area of Pin Holes .....	40
Figure B-4	Aid in Evaluation of 5% Allowable Area of Pin Holes .....	41
Figure B-5	Solderability Coverage Guide .....	42
Figure C-1	Lead Periphery and Volume for a 132 I/O PQFP .....	43

## Tables

Table 3-1	Flux Compositions .....	4
Table 3-2	Steam Temperature Requirements .....	5
Table 3-3	Preconditioning Parameters for Solderability Testing .....	6
Table 3-4	Maximum Limits of Solder Bath Contaminant ....	7
Table 4-1	Test A Solderability Testing Parameters .....	8
Table 4-2	Test B Solderability Testing Parameters .....	10
Table 4-3	Test C Solderability Testing Parameters .....	11
Table 4-4	Test D Solderability Testing Parameters .....	13
Table 4-5	Stencil Thickness Requirements .....	13
Table 4-6	Reflow Parameter Requirements .....	14
Table 4-7	Test S Solderability Testing Parameters .....	14
Table 4-8	Test A1 Solderability Testing Parameters .....	15
Table 4-9	Test B1 Solderability Testing Parameters .....	16
Table 4-10	Test C1 Solderability Testing Parameters .....	17
Table 4-11	Stencil Thickness Requirements .....	18
Table 4-12	Pb-free Reflow Parameter Requirements .....	18
Table 4-13	Test S1 Solderability Testing Parameters .....	18
Table 4-14	Wetting Balance Parameters and Suggested Evaluation Criteria .....	20
Table 4-15	Dipping Angle and Immersion Depth for Components (Directly from IEC 60068-2-69) .....	23
Table 4-16	Wetting Parameters and Suggested Evaluation Criteria .....	24
Table F-1	Flux Compositions (Same as Table 3-1) .....	47

# Solderability Tests for Component Leads, Terminations, Lugs, Terminals and Wires

---

## 1 PREFACE

**1.1 Scope** This standard prescribes test methods, defect definitions, acceptance criteria, and illustrations for assessing the solderability of electronic component leads, terminations, solid wires, stranded wires, lugs, and tabs. This standard also includes a test method for the resistance to dissolution/dewetting of metallization. This standard is intended for use by both supplier and user.

**1.2 Purpose** Solderability evaluations are made to verify that the solderability of component leads and terminations meets the requirements established in this standard and to determine that storage has had no adverse effect on the ability to solder components to an interconnecting substrate. Determination of solderability can be made at the time of manufacture, at receipt of the components by the user, or just before assembly and soldering.

The resistance to dissolution of metallization determination is made to verify that metallized terminations will remain intact throughout the assembly soldering processes.

*In the case of a discrepancy, the description or written criteria always takes precedence over the illustrations.*

**1.2.1 Shall and Should** The words “shall” or “shall not” are used in the text of this document wherever there is a requirement for materials, preparation, process control, or acceptance of a soldered connection or a test method. The word “should” reflects recommendations and is used to reflect general industry practices and procedures for guidance only.

**1.2.2 Document Hierarchy** In the event of conflict, the following decreasing order of precedence applies:

1. Procurement as agreed between user and supplier.
2. Master drawing or master assembly drawing reflecting the user’s detailed requirements.
3. When invoked by the user or per contractual agreement, this document, J-STD-002.
4. Other documents to the extent specified by the user/customer.

**1.3 Method Classification** This standard describes methods by which component leads or terminations may be evaluated for solderability. Any one of the following test methods - Test A, Test B, Test C, Test D, and Test S - may be used for SnPb solder processes and any one of the following test methods - Test A1, Test B1, Test C1, Test D, and Test S1 - may be used for Pb-free solder processes and are to be used for each application as a default unless otherwise AABUS.

### 1.3.1 Visual Acceptance Criteria Tests

Test A – Solder Bath/Dip and Look Test (Leaded Components and Stranded Wires) SnPb Solder (4.2.1)

Test B – Solder Bath/Dip and Look Test (Leadless Components) SnPb Solder (4.2.2)

Test C – Wrapped Wires Test (Lugs, Tabs, Hooked Leads, and Turrets) SnPb Solder (4.2.3)

Test D – Resistance to Dissolution/Dewetting of Metallization Test SnPb Solder and Pb-free Solder (4.2.4)

Test S – Surface Mount Process Simulation Test SnPb Solder (4.2.5)

Test A1 – Solder Bath/Dip and Look Test (Leaded Components and Stranded Wires) Pb-free Solder (4.2.6)

Test B1 – Solder Bath/Dip and Look Test (Leadless Components) Pb-free Solder (4.2.7)

Test C1 – Wrapped Wires Test (Lugs, Tabs, Hooked Leads, and Turrets) Pb-free Solder (4.2.8)

Test S1 – Surface Mount Process Simulation Test Pb-free Solder (4.2.9)

### 1.3.2 Force Measurement Tests

Test E – Wetting Balance Solder Pot Test (Leaded Components) SnPb Solder (4.3.1)

Test F – Wetting Balance Solder Pot Test (Leadless Components) SnPb Solder (4.3.2)