

ESD Association Technical Report

*For Relevant ESD Parameters for
Seamless ESD Design and Verification
Flow – Part 2 – ESD Parameters from
Intellectual Property (IP) providers*

Authors:
**Working Group 22.0,
ESD Parameters**
EOS/ESD Association, Inc.



*Electrostatic Discharge Association
7900 Turin Rd., Bldg. 3
Rome, NY 13440*

**CAUTION
NOTICE**

Electrostatic Discharge Association (ESDA) standards and publications are designed to serve the public interest by eliminating misunderstandings between manufacturers and purchasers, facilitating the interchangeability and improvement of products and assisting the purchaser in selecting and obtaining the proper product for his particular needs. The existence of such standards and publications shall not in any respect preclude any member or non-member of the Association from manufacturing or selling products not conforming to such standards and publications. Nor shall the fact that a standard or publication is published by the Association preclude its voluntary use by non-members of the Association whether the document is to be used either domestically or internationally. Recommended standards and publications are adopted by the ESDA in accordance with the ANSI Patent policy.

Interpretation of ESDA Standards: The interpretation of standards in-so-far as it may relate to a specific product or manufacturer is a proper matter for the individual company concerned and cannot be undertaken by any person acting for the ESDA. The ESDA Standards Chairman may make comments limited to an explanation or clarification of the technical language or provisions in a standard, but not related to its application to specific products and manufacturers. No other person is authorized to comment on behalf of the ESDA on any ESDA Standard.

**DISCLAIMER OF
WARRANTIES**

THE CONTENTS OF ESDA'S STANDARDS AND PUBLICATIONS ARE PROVIDED "AS-IS," AND ESDA MAKES NO REPRESENTATIONS OR WARRANTIES, EXPRESSED OR IMPLIED, OF ANY KIND WITH RESPECT TO SUCH CONTENTS. ESDA DISCLAIMS ALL REPRESENTATIONS AND WARRANTIES, INCLUDING WITHOUT LIMITATION, WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR USE, TITLE AND NON-INFRINGEMENT.

**DISCLAIMER OF
GUARANTY**

ESDA STANDARDS AND PUBLICATIONS ARE CONSIDERED TECHNICALLY SOUND AT THE TIME THEY ARE APPROVED FOR PUBLICATION. THEY ARE NOT A SUBSTITUTE FOR A PRODUCT SELLER'S OR USER'S OWN JUDGEMENT WITH RESPECT TO ANY PARTICULAR PRODUCT DISCUSSED, AND ESDA DOES NOT UNDERTAKE TO GUARANTEE THE PERFORMANCE OF ANY INDIVIDUAL MANUFACTURERS' PRODUCTS BY VIRTUE OF SUCH STANDARDS OR PUBLICATIONS. THUS, ESDA EXPRESSLY DISCLAIMS ANY RESPONSIBILITY FOR DAMAGES ARISING FROM THE USE, APPLICATION, OR RELIANCE BY OTHERS ON THE INFORMATION CONTAINED IN THESE STANDARDS OR PUBLICATIONS.

**LIMITATION ON
ESDA's
LIABILITY**

NEITHER ESDA, NOR ITS FORMER OR PRESENT MEMBERS, OFFICERS, EMPLOYEES OR OTHER REPRESENTATIVES WILL BE LIABLE FOR DAMAGES ARISING OUT OF, OR IN CONNECTION WITH, THE USE OR MISUSE OF ESDA STANDARDS OR PUBLICATIONS, EVEN IF ADVISED OF THE POSSIBILITY THEREOF. THIS IS A COMPREHENSIVE LIMITATION OF LIABILITY THAT APPLIES TO ALL DAMAGES OF ANY KIND, INCLUDING WITHOUT LIMITATION, LOSS OF DATA, INCOME OR PROFIT, LOSS OF OR DAMAGE TO PROPERTY AND CLAIMS OF THIRD PARTIES.

Published by:

**Electrostatic Discharge Association
7900 Turin Road, Bldg. 3
Rome, NY 13440**

Copyright © 2018 by EOS/ESD Association, Inc.
All rights reserved

No part of this publication may be reproduced in any form, in an electronic retrieval system or otherwise, without the prior written permission of the publisher.

Printed in the United States of America

FOREWORD

The electronic industry is facing the challenge of the developing highly complex system on chip (SoC) under extreme time and cost pressure. The use of intellectual property (IP) macros of third-party vendors is becoming a widely applied approach to cope with these constraints. Yet, there is in many cases no information, or information that is available is inadequate for determining how to integrate these IP macros into a SoC electrostatic discharge (ESD) top level design. This technical report addresses this demand and describes technical parameters needed, as well as the required communication between IP vendors, SoC design, and foundry. This technical report was published on November 1, 2018 and was designated ESD TR22.0-02-18. At the time ESD TR22.0-02-18 was prepared, the WG22 on ESD Parameters had the following members:

Harald Gossner, Chair
Intel Deutschland GmbH

Efraim Aharoni Tower Jazz	Fabrice Blanc ARM	Benjamin van Camp Sofics
Shuqing "Victor" Cao GLOBALFOUNDRIES	Lorenzo Cerati STMicroelectronics	Norman Chang ANSYS
Charles Chu InPhi	Ann Concannon NXP Semiconductors	Rosario Consiglio Impulse Semiconductors
Peter de Jong Synopsys	Jeffrey Dunnihoo Pragma Design	Alan Glaser IDT
Evan Grund Grund Technical Solutions	Matthew Hogan Mentor Graphics	Chan Hee Jeong Samsung
Bart Keppens Sofics	Michael Khazhinsky Silicon Labs	Peter Koeppen ESD Unlimited LLC
Michael Laube IDT	Ping Chiang Lu Silterra	Filippo Magrini Infineon Technologies
Michael Mayerhofer Infineon Technologies	Manjunatha Prabhu GLOBALFOUNDRIES	Andy Noiret Micronas
Nathaniel Peachey Qorvo	Subhash Rustagi Silterra	Wolfgang Reinprecht austriamicrosystems
Theo Smedes NXP Semiconductors	Teruo Suzuki Socionext	David Tremouilles LAAS/CNRS
Aarmant Wieers ON Semiconductor	Michael Wu TSMC	Vladislav Vashchenko Maxim Integrated
Jim Vinson Intersil	Wenjang Zeng Maxwell	Paul Zhou Analog Devices

TABLE OF CONTENTS

1.0 PURPOSE	1
2.0 SCOPE	1
3.0 INTRODUCTION	1
4.0 KEY PARAMETERS	3
5.0 SCENARIOS	4
5.1 IP TYPE I: GENERAL PURPOSE I/O LIBRARY	4
5.2 IP TYPE II: IP INCLUDING FIXED I/O PADS AND ESD NETWORK IP.....	6
5.3 IP TYPE III: IP INCLUDING I/O PADS; ALLOWS VARIOUS ESD NETWORK IMPLEMENTATIONS	7
5.4 IP TYPE IV: IP DOES NOT INCLUDE I/O PADS.....	8
5.5 IP TYPE V: IP WITH NO EXTERNAL CONNECTIONS OR ONLY SEPARATED SUPPLY.....	9
5.6 SOFT IP (SYNTHESIZED LOGIC USING STANDARD-CELLS).....	10
6.0 ESD DESIGN RULES TYPICALLY RELEVANT FOR IP BLOCK INTEGRATION	10
7.0 EXAMPLES OF DELIVERABLES	12
8.0 FULL EDA CHECK ENVIRONMENT	13
9.0 NEED AND VALUE OF ESD ELEMENT RELATED CHARACTERIZATION DATA	14
10.0 CONCLUSIONS	14
11.0 BIBLIOGRAPHY	14

FIGURES

Figure 1: Involved Partners (Foundry/IP/EDA Vendor/Integrated Circuit (IC) Design) for ESD Robust IC Design and the Typical Activities and Interactions Required for ESD Robust IC Design Between the Various Stakeholders (Foundry/IP/EDA Vendor/IC Design)	1
Figure 2: Floor Plan View of a Perimeter General Purpose I/O Cell Embedded in a SoC Floor Plan	5
Figure 3: Floor Plan View of the Arrangement of Area I/O Cells (GPIO) in a SoC Floor Plan	6
Figure 4: Floor Plan View of Type II IP Containing a Fixed Set of I/O and Supply Cells Embedded in a SoC Floor Plan.....	7
Figure 5: Floor Plan View of Type III IP Containing a Defined Set of I/O and Supply Cells but Variable Placement Embedded in a SoC Floor Plan	8
Figure 6: Floor Plan View of Type IV IP with Customer Defined I/O and Supply Cells Embedded in a SoC Floor Plan.....	9
Figure 7: Floor Plan View of Type V IP Without I/O and Supply Cells Connected via SoC Supply Net or Directly Routed to Supply Cells Embedded in a SoC Floor Plan.....	10
Figure 8: Cross Domain Configuration with Critical Gate Stress at the Receiver [2]	12

TABLES

Table 1: Documentation and Data Exchange Needed to Safely Integrate IP Blocks	2
Table 2: Overview of Typical Integration Rules to be Provided Depending on the IP Type.....	12

ESD Association Technical Report for Relevant ESD Parameters for Seamless ESD Design and Verification Flow – Part 2 – ESD Parameters from Intellectual Property (IP) providers

1.0 Purpose

This document is intended to highlight the ESD-related issues relevant to intellectual property (IP) selection, IP on-chip usage, and IP integration verification. It addresses best practices which are consolidated between IP providers and IP users. Latch-up rules are only addressed as far as they are related to integration of ESD protection elements.

2.0 Scope

The document addresses the necessary interaction between IP design with top level design, foundries, and electronic design automation (EDA) vendors. Based on the key parameters and the categorization and applications of typical IP blocks, the essential rules are discussed. Aspects of EDA design system to facilitate integration of IP blocks is addressed, as well as the need for ESD characterization data.

3.0 Introduction

This document focuses on the ESD communication of the IP providers (see Figure 1).




Figure 1: a) Involved Partners (Foundry / IP / EDA Vendor / Integrated Circuit (IC) Design) for ESD Robust IC Design and b) the Typical Activities and Interactions Required for ESD Robust IC Design Between the Various Stakeholders (Foundry / IP / EDA Vendor / IC Design) (see also Table 1)