

IPC-HDBK-001H

2021 - January

Handbook and Guide to Supplement J-STD-001

Supersedes IPC-HDBK-001F
February 2016

An international standard developed by IPC



BUILD ELECTRONICS BETTER

The Principles of Standardization

In May 1995 the IPC's Technical Activities Executive Committee (TAEC) adopted Principles of Standardization as a guiding principle of IPC's standardization efforts.

Standards Should:

- Show relationship to Design for Manufacturability (DFM) and Design for the Environment (DFE)
- Minimize time to market
- Contain simple (simplified) language
- Just include spec information
- Focus on end product performance
- Include a feedback system on use and problems for future improvement

Standards Should Not:

- Inhibit innovation
- Increase time-to-market
- Keep people out
- Increase cycle time
- Tell you how to make something
- Contain anything that cannot be defended with data

Notice

IPC Standards and Publications are designed to serve the public interest through eliminating misunderstandings between manufacturers and purchasers, facilitating interchangeability and improvement of products, and assisting the purchaser in selecting and obtaining with minimum delay the proper product for his particular need. Existence of such Standards and Publications shall not in any respect preclude any member or nonmember of IPC from manufacturing or selling products not conforming to such Standards and Publication, nor shall the existence of such Standards and Publications preclude their voluntary use by those other than IPC members, whether the standard is to be used either domestically or internationally.

Recommended Standards and Publications are adopted by IPC without regard to whether their adoption may involve patents on articles, materials, or processes. By such action, IPC does not assume any liability to any patent owner, nor do they assume any obligation whatever to parties adopting the Recommended Standard or Publication. Users are also wholly responsible for protecting themselves against all claims of liabilities for patent infringement.

IPC Position Statement on Specification Revision Change

It is the position of IPC's Technical Activities Executive Committee that the use and implementation of IPC publications is voluntary and is part of a relationship entered into by customer and supplier. When an IPC publication is updated and a new revision is published, it is the opinion of the TAEC that the use of the new revision as part of an existing relationship is not automatic unless required by the contract. The TAEC recommends the use of the latest revision. Adopted October 6, 1998

Why is there a charge for this document?

Your purchase of this document contributes to the ongoing development of new and updated industry standards and publications. Standards allow manufacturers, customers, and suppliers to understand one another better. Standards allow manufacturers greater efficiencies when they can set up their processes to meet industry standards, allowing them to offer their customers lower costs.

IPC spends hundreds of thousands of dollars annually to support IPC's volunteers in the standards and publications development process. There are many rounds of drafts sent out for review and the committees spend hundreds of hours in review and development. IPC's staff attends and participates in committee activities, typesets and circulates document drafts, and follows all necessary procedures to qualify for ANSI approval.

IPC's membership dues have been kept low to allow as many companies as possible to participate. Therefore, the standards and publications revenue is necessary to complement dues revenue. The price schedule offers a 50% discount to IPC members. If your company buys IPC standards and publications, why not take advantage of this and the many other benefits of IPC membership as well? For more information on membership in IPC, please visit www.ipc.org or call 847/597-2809.

Thank you for your continued support.



IPC-HDBK-001H

Handbook and Guide to Supplement J-STD-001

Developed by the IPC-HDBK-001 Task Group (5-22F) of the Assembly and Joining Committee (5-20) of IPC

Supersedes:

IPC-HDBK-001F - February 2016
IPC-HDBK-001E - February 2012
IPC-HDBK-001 w/Amendments
1 & 2 - October 2005
IPC-HDBK-001 w/Amendment 1 -
December 2000
IPC-HDBK-001 - March 1998

Users of this publication are encouraged to participate in the development of future revisions.

Contact:

IPC
3000 Lakeside Drive, Suite 105N
Bannockburn, Illinois
60015-1249
Tel 847 615.7100
Fax 847 615.7105

This Page Intentionally Left Blank

Acknowledgment

Any document involving a complex technology draws material from a vast number of sources across many continents. While the principal members of the IPC-HDBK-001 Task Group (5-22F) of the Assembly and Joining Committee (5-20) are shown below, it is not possible to include all of those who assisted in the evolution of this handbook. To each of them, the members of IPC extend their gratitude.

Assembly and Joining Committee	IPC-HDBK-001 Task Group	Technical Liaison of the IPC Board of Directors
Chair Dan Foster Missile Defense Agency	Co-Chairs John Mastorides Honeywell Aerospace	Bob Neves Microtek (Changzhou) Laboratories
Vice Chair Karen Tellefsen MacDermid Alpha Electronics Solutions	Scott Meyer Collins Aerospace Vice Chair Miguel Dominguez Continental Temic SA de CV	

Members of IPC-HDBK-001 Task Group

Kathy Johnston	Irene Romero, Delta Group Electronics Inc.	Kim Souva, Kearfott Corporation
Mary Muller	Lowell Sherman, DLA Land and Maritime	Sue Powers-Hartman, Killdeer Mountain Manufacturing, Inc.
Ross Dillman, ACI Technologies, Inc.	Murilo Levy Casotti, Embraer SA	Jasbir Bath, Koki Solder America
Constantino Gonzalez, ACME Training & Consulting	Leo Lambert, EPTAC Corporation	Augustin Stan, L&G Advice Serv SRL
Sean S. Keating, Amphenol Ltd (UK)	Helena Pasquito, EPTAC Corporation	Shelley Holt, L3Harris Communications
Bob Potysman, ATRON Group LLC	Eric Camden, Foresite, Inc.	Kevin Kusiak, Lockheed Martin Corporation
Joseph Kane, BAE Systems	Terry Munson, Foresite, Inc.	Grayson Cook, Lockheed Martin Missiles & Fire Control
Kelly Kovalovsky, BAE Systems	Graham Naisbitt, Gen3 Systems Limited	Joshua Hudson, Lockheed Martin Missiles & Fire Control
Agnieszka Ozarowski, BAE Systems	Francesco Di Maio, GESTLABS S.r.l.	Kyle Johnson, Lockheed Martin Missiles & Fire Control
Brian Parliman, BAE Systems	Lalith Bandara, GPV Lanka (Pvt) Ltd.	Vijay Kumar, Lockheed Martin Missiles & Fire Control
Jonathon Vermillion, Ball Aerospace & Technologies Corp.	John Mastorides, Honeywell Aerospace	Brian Llewellyn, Lockheed Martin Missiles & Fire Control
Gerald Bogert, Bechtel Plant Machinery, Inc.	Christina Rutherford, Honeywell Aerospace	Owen Reid, Lockheed Martin Missiles & Fire Control
James Barnhart, BEST Inc.	Richard Rumas, Honeywell Canada	Ann Marie Tully, Lockheed Martin Missiles & Fire Control
Norman Mier, BEST Inc.	Jennie Hwang, H-Technologies Group	Pamela Petcosky, Lockheed Martin Mission Systems & Training
David Adams, Collins Aerospace	John Waryold, HumiSeal Division of Chase Corporation	Linda Woody, LWC Consulting
David Hillman, Collins Aerospace	Jeffrey Lee, iST - Integrated Service Technology	Jason Fullerton, MacDermid Alpha Electronics Solutions
Scott Meyer, Collins Aerospace	Toshiyasu Takei, Japan Unix Co., Ltd.	Matt Garrett, Microsemi
Douglas Pauls, Collins Aerospace	Jose Delgado, Jet Propulsion Laboratory	
Dan White, Collins Aerospace		
Ivan Roman, Continental Automotive		
Miguel Dominguez, Continental Temic SA de CV		
Jose Servin Olivares, Continental Temic SA de CV		
Symon Franklin, Custom Interconnect Ltd		

Ernst Eggelaar, Microtronic
Daniel Foster, Missile Defense Agency
Edward Rios, Motorola Solutions
Robert Cooke, NASA Johnson Space Center
James Blanche, NASA Marshall Space Flight Center
Charles Gamble, NASA Marshall Space Flight Center
Garry McGuire, NASA Marshall Space Flight Center
William May, Naval Surface Warfare Ctr
Daniel McCormick, Naval Surface Warfare Ctr
Joseph Sherfick, Naval Surface Warfare Ctr
Nicholas Walton, Naval Surface Warfare Ctr
Randy McNutt, Northrop Grumman Aerospace Systems
Patrick Phillips, Northrop Grumman Innovation Systems

Mahendra Gandhi, Northrop Grumman Space Systems
Bruce Hughes, Nvidia Corporation
Ken Moore, Omni Training Corp.
Gustavo Arredondo, PARA TECH Parylene Services
Richard Kraszewski, Plexus Corp.
Steven Corkery, Raytheon Company
James Daggett, Raytheon Company
Roger Miedico, Raytheon Company
James Saunders, Raytheon Company
Fonda Wu, Raytheon Company
Lance Brack, Raytheon Missile Systems
George Millman, Raytheon Missile Systems
Paula Jackson, Raytheon UK
Michael Carano, RBP Chemical Technology, Inc.
Rama Murthy PBV, Research Centre Imarat, DRDO, Ministry of Defence

Gary Latta, SAIC
Neil Johnson, Solve Direct Electronics
Benjamin Piepgrass, Southwest Research Institute
Robert Fornefeld, STI Electronics, Inc.
Patricia Scott, STI Electronics, Inc.
Lynda Pelley, Teledyne Dalsa
James Parke, The Aerospace Corporation
Gaston Hidalgo, Toyota Motor North America
Ingrid Swenson, TTM Technologies, Inc.
Paul Zutter, U.S. Army Aviation & Missile Command
Dave Harrell, Viasat Inc.
Bud Bowen, Winchester Interconnect
Zhiman Chen, Zhuzhou CRRC Times Electric Co., LTD.
Zhe (Jacky) Liu, ZTE Corporation

Table of Contents

0.1 GENERAL	1	1.11 Acceptance Requirements	10
0.1.1 Scope	1	1.12.0 Product Assurance	10
0.1.2 Purpose	1	1.12 Inspection Methodology	10
	1	1.12.1 Process Verification Inspection	10
1.0 GENERAL	3	1.12.2 Visual Inspection	10
1.1 Scope	3	1.13 Facilities	11
1.2 Purpose	3	1.13.1 Environmental Controls	11
1.3 Classification	3	1.13.2 Field Assembly Operations	12
1.4 Measurement Units and Applications	3	1.13.3 Health and Safety	12
1.4.1 Verification of Dimensions	4	1.14 Electrostatic Discharge (ESD)	12
1.5 Definition of Requirements	4	2.0 APPLICABLE DOCUMENTS	13
1.5.1 Hardware Defects and Process Indicators	5	2.1 EIA	13
1.5.2 Material and Process Nonconformance	5	2.2 IPC	13
1.5.3 Procedures for Specialized Technologies	5	2.3 Electrostatic Discharge Association	14
1.6 Process Control Requirements	5	2.4 SAE	14
1.6.1 Opportunities Determination	6	3.0 MATERIAL, COMPONENTS, AND EQUIPMENT REQUIREMENTS	15
1.6.2 Statistical Process Control	6	3.1 Materials	15
1.7 Order of Precedence	6	3.2 Solder	16
1.7.1 Appendices	6	3.2.1 Solder – Pb-free	20
1.8 Terms and Definitions	6	3.2.2 Solder Purity Maintenance	26
1.8.1 Circumferential Solder Separation (Area Void of Solder)	6	3.3 Flux	29
1.8.2 Diameter	7	3.3.1 Flux Application	32
1.8.3 Disposition	7	3.4 Adhesives	32
1.8.4 Electrical Clearance	7	3.5 Chemical Strippers	33
1.8.5 Engineering Documentation	7	3.6 Components	33
1.8.6 FOD (Foreign Object Debris)	7	3.6.1 Component and Seal Damage	33
1.8.7 High Voltage	7	3.6.2 Coating Meniscus	33
1.8.8 Manufacturer (Assembler)	7	3.7 Tools and Equipment	33
1.8.9 Objective Evidence	7	3.7.1 Solder Transfer	35
1.8.10 Process Control	7	4.0 GENERAL SOLDERING AND ASSEMBLY REQUIREMENTS	37
1.8.11 Proficiency	8	4.1 Solderability	37
1.8.12 Solder Destination Side	8	4.2 Solderability Maintenance	37
1.8.13 Solder Source Side	8	4.3 Removal of Component Surface Finishes	37
1.8.14 Solder Void	8	4.3.1 Gold Removal	37
1.8.15 Supplier	8	4.3.2 Other Metallic Surface Finishes Removal	38
1.8.16 Tempered Leads	8	4.4 Thermal Protection	38
1.8.17 User	8	4.5 Rework of Nonsolderable Parts	39
1.8.18 Wire Overwrap	8	4.6 Preprocessing Cleanliness Requirements	39
1.8.19 Wire Overlap	8	4.7 General Part Mounting Requirements	39
1.9 Requirements Flowdown	9	4.7.1 General Requirements	39
1.10 Personnel Proficiency	9	4.7.2 Lead Deformation Limits	40
1.10.1 X-ray Specific Personnel Proficiency	9		

4.8	Hole Obstruction	40	5.4.8	Series Connected	64
4.9	Metal-Cased Component Isolation	40	5.5	Soldering to Terminals	64
4.10	Adhesive Coverage Limits	40	5.5.1	Bifurcated Terminals	64
4.11	Mounting of Parts on Parts (Stacking of Components)	40	5.5.2	Slotted Terminal	64
4.12	Connectors and Contact Areas	40	5.5.3	Cup and Hollow Cylindrical Terminals – Soldering	64
4.13	Handling of Parts	40	5.6	Jumper Wires	66
4.13.1	Preheating	41	5.6.1	Insulation	67
4.13.2	Controlled Cooling	41	5.6.2	Wire Routing	67
4.13.3	Drying/Degassing	42	5.6.3	Wire Staking	67
4.13.4	Holding Devices and Materials	42	5.6.4	Unpopulated Land or Via – Lap Soldered	68
4.14	Machine Soldering	42	5.6.5	Supported Holes	68
4.14.1	Nonreflow Soldering	42	5.6.6	SMT	68
4.14.2	Reflow Soldering	44			
4.14.3	Selective Soldering	53	6.0	THROUGH-HOLE MOUNTING AND TERMINATIONS	71
4.15	Solder Connection	54	6.1	Through-Hole Terminations – General	71
4.15.1	Exposed Surfaces	54	6.1.1	Lead Forming	74
4.15.2	Solder Connection Anomalies	55	6.1.2	Termination Requirements	75
4.15.3	Partially Visible or Hidden Solder Connections	56	6.1.3	Lead Trimming	76
4.16	Heat Shrinkable Soldering Devices	56	6.1.4	Interfacial Connections	77
4.17	Threaded Fasteners	56	6.2	Supported Holes	77
4.18	Torque	56	6.2.1	Solder Application	77
5.0	WIRES AND TERMINAL CONNECTIONS	57	6.2.2	Through-Hole Component Lead Soldering	78
5.1	Wire and Cable Preparation	57	6.2.2	Coating Meniscus in Solder	78
5.1.1	Insulation Damage	58	6.3	Unsupported Holes	78
5.1.2	Strand Damage	58	6.3.1	Lead Termination Requirements for Unsupported Holes	78
5.1.3	Tinning of Stranded Wire – Forming	58	7.0	SURFACE MOUNTING OF COMPONENTS	79
5.2	Solder Terminals	59	7.1	Surface Mount Device Lead	79
5.3	Bifurcated, Turret and Slotted Terminal Installation	59	7.1.1	Plastic Components	79
5.3.1	Shank Damage	59	7.1.2	Forming	79
5.3.2	Flange Damage	60	7.1.3	Unintentional Bending	80
5.3.3	Flared Flange Angles	60	7.1.4	Flat Pack Parallelism	80
5.3.4	Terminal Mounting – Mechanical	60	7.1.5	Surface Mount Device Lead Bends	80
5.3.5	Terminal Mounting – Electrical	60	7.1.6	Flattened Leads	80
5.3.6	Terminal Mounting – Soldering	61	7.1.7	Parts Not Configured for Surface Mounting ...	80
5.4	Mounting to Terminals	61	7.2	Leaded Component Body Clearance	81
5.4.1	General Requirements	61	7.2.1	Axial-Leaded Components	81
5.4.2	Turret and Straight Pin Terminals	62	7.3	Parts Configured for Butt/I Lead Mounting ...	81
5.4.3	Bifurcated Terminals	62	7.4	Installation of Surface Mount Components	81
5.4.4	Slotted Terminals	63	7.5	Soldering Requirements	81
5.4.5	Hook Terminals	63	7.5.1	Misaligned Components	81
5.4.6	Pierced or Perforated Terminals	63	7.5.2	Unspecified and Special Requirements	82
5.4.7	Cup and Hollow Cylindrical Terminals – Placement	63	7.5.3	Bottom Only Chip Component Terminations	82

7.5.4	Rectangular or Square End Chip Components – 1, 2, 3 or 5 Side Termination(s)	82	8.9	Frequently Asked Questions on Cleanliness ...	93
7.5.5	Cylindrical End Cap Terminations	82	8.9.1	Question: Why would an assembler choose to clean a “no-clean” flux?	93
7.5.6	Castellated Terminations	83	8.9.2	Question: How do I know that the area under a low standoff component, e.g., BGA, is clean?	96
7.5.7	Flat Gull Wing Leads	83	8.9.3	Question: Can flux residues flow or relocate?	96
7.5.8	Round or Flattened (Coined) Gull Wing Leads	83	8.9.4	Question: How does hand cleaning or topical cleaning impact overall cleanliness? ...	96
7.5.9	J Lead Terminations	83	8.9.5	Question: Can you explain what electro- chemical failures are?	96
7.5.10	Butt/I Terminations	84	8.9.6	Question: Will wearing gloves make it easier to meet the ionic requirements of J-STD-001?	97
7.5.11	Flat Lug Leads	84	8.9.7	Question: I know ionic residues are related to electrochemical failures, but do they have other negative impacts?	97
7.5.12	Tall Profile Components Having Bottom Only Terminations	84	8.9.8	Question: What IPC resources are avail- able to assist in understanding this complex issue?	98
7.5.13	Inward Formed L-Shaped Ribbon Leads	84	9.0	PRINTED BOARD REQUIREMENTS	99
7.5.14	Surface Mount Area Array Packages	85	9.1	Printed Board Damage	99
7.5.15	Bottom Termination Components (BTC)	85	9.1.1	Blistering/Delamination	99
7.5.16	Components with Bottom Thermal Plane Terminations (D-Pak)	85	9.1.2	Weave Exposure/Cut Fibers	99
7.5.17	Flattened Post Terminations	85	9.1.3	Haloing	99
7.5.18	P-Style Terminations	85	9.1.4	Edge Delamination	99
7.5.19	Vertical Cylindrical Cans with Outward L-Shaped Lead Terminations	86	9.1.5	Land/Conductor Separation	99
7.5.20	Wrapped Terminals	86	9.1.6	Land/Conductor Reduction in Size	99
7.5.21	Flexible and Rigid-Flex Printed Circuitry with Flat Unformed Leads	86	9.1.7	Flexible Circuitry Delamination	99
7.6	Specialized SMT Terminations	86	9.1.8	Flexible Circuitry Damage	99
8.0	CLEANING AND RESIDUE REQUIREMENTS	87	9.1.9	Burns	100
8.0.1	Process Residues and Their Impact on Product Reliability	87	9.1.10	Non-Soldered Edge Contacts	100
8.0.2	Historical Perspective on Cleaning and Cleaning Processes	88	9.1.11	Measles	100
8.0.3	Magnification and Visual Inspection for Cleanliness	88	9.1.12	Crazing	100
8.1	Qualified Manufacturing Process	90	9.2	Marking	100
8.1.1	Cleaning Designator	90	9.3	Bow and Twist (Warpage)	100
8.2	Ionic Process Monitoring	90	9.4	Depanelization	100
8.2.1	Sampling Plan	92	10.0	COATING, ENCAPSULATION AND STAKING (ADHESIVE)	101
8.2.2	Control Limits	92	10.0.1	Conformal Coating General	101
8.2.3	Exceeding the Control Limits	92	10.0.2	Conformal Coating Adhesion	101
8.3	Re-qualification Requirements	92	10.0.3	Substrate Preparation	102
8.3.1	Level 1 – Major Changes Requiring Validation	92	10.1	Conformal Coatings	105
8.3.2	Level 2 – Minor Changes with Supporting Objective Evidence	92	10.1.1	Materials	105
8.4	Foreign Object Debris (FOD)	93	10.1.2	Masking	108
8.5	Visible Residues	93	10.1.3	Application	109
8.6	Non-ionic Residues	93	10.1.4	Thickness	110
8.7	Ultrasonic Cleaning Processes	93	10.1.5	Uniformity	110
8.8	Guidance Documents	93			

10.1.6	Bubbles and Voids	110	Figure 3-9	Component Degradation Due to Pb-Free Soldering Process Incompatibility	25
10.1.7	Delamination	110	Figure 3-10	Pb-Free Solder Alloy Attack of Wave Solder Equipment	25
10.1.8	Foreign Objects Debris	111	Figure 3-11	Copper Erosion Due to Pb-Free Soldering Processes	25
10.1.9	Other Visual Conditions	111	Figure 3-12	Coating Meniscus on a Lead	33
10.1.10	Inspection	111	Figure 4-1	Thermal Shunt	39
10.1.11	Rework or Touchup	111	Figure 4-2	Component Bridging	40
10.2	Encapsulation	112	Figure 5-1	Compound Wire Stripper	57
10.2.1	Application	113	Figure 5-2	Stripped Wire	57
10.2.2	Performance Requirements	113	Figure 5-3	Insulation Thickness	58
10.2.3	Rework of Encapsulant Material	113	Figure 5-4	Antiwicking Tool	59
10.2.4	Encapsulant Inspection	113	Figure 5-5	Flange Damage	60
10.3	Staking	113	Figure 5-6	Flare Angles	60
10.3.1	Staking – Application	113	Figure 5-7	Terminal Mounting – Mechanical	60
10.3.2	Staking – Adhesive	114	Figure 5-8	Terminal Mounting	60
10.3.3	Staking (Inspection)	114	Figure 5-9	Stress Relief	61
11.0	WITNESS (TORQUE/ANTI-TAMPERING) STRIPE	115	Figure 5-10	Wire Wrap	61
12.0	REWORK AND REPAIR	117	Figure 5-11	Wire Wrap Around Terminal Post	61
12.1	Rework	117	Figure 5-12	Continuous Runs	62
12.2	Repair	117	Figure 5-13	Wire and Lead Wrap Around	62
12.3	Post Rework/Repair Cleaning	117	Figure 5-14	Side Route Connections and Wrap on Bifurcated Terminal	63
APPENDIX GUIDE	119	Figure 5-15	Bifurcated Terminal Top and Bottom Route Connection	63	
APPENDIX A Guidelines for Soldering Tools and Equipment	121	Figure 5-16	Slotted Terminal	63	
APPENDIX B Minimum Electrical Clearance – Electrical Conductor Spacing	122	Figure 5-17	Hook Terminal Connections	63	
APPENDIX C J-STD-001 Guidance on Objective Evidence of Material Compatibility	123	Figure 5-18	Pierced or Perforated Terminal Wire Placement	64	
APPENDIX D X-Ray Guidelines	125	Figure 5-19	Solder Depression	64	
APPENDIX E Cross Reference Listing by Revision	127	Figure 5-20	Cup and Hollow Cylindrical Terminals – Vertical Fill of Solder	65	
ACRONYM INDEX	137	Figure 5-21	Jumper Wires	69	
		Figure 6-1	Component Lead Stress Relief Examples	71	
		Figure 6-2	Side Mounting	71	
		Figure 6-3	Vertical Mounting of Freestanding Components	72	
		Figure 6-4	Mounting of Components with Dual Non-Axial Leads	72	
		Figure 6-5	Typical Configuration of Components with Dual Non-Axial Leads	72	
		Figure 6-6	End Mounting	73	
		Figure 6-7	Mounting with Feet on Standoffs	73	
		Figure 6-8	Non-Resilient Footed Standoffs	73	
		Figure 6-9	Lead Forming Forces	74	
		Figure 6-10	Lead Bends	75	
		Figure 6-11	Through-Hole Mounting Methods	76	
		Figure 6-12	Via Fill	77	
		Figure 7-1	Surface Mount Device Lead Forming	79	
		Figure 7-2	DIP Lead Forming	80	
		Figure 7-3	Surface Mounted and Butt/I Mounted DIPS	80	

Figures

Figure 3-1	Phase Diagram for Eutectic Solder	17
Figure 3-2	Eutectic Solder Microstructure	17
Figure 3-3	Eutectic Solder Microstructure	17
Figure 3-4	Solder Wire Core Flux Comparison	22
Figure 3-5	Solder Alloy Fracture Toughness Testing Results	22
Figure 3-6	Solder Alloy Drop Shock Testing Results	23
Figure 3-7	Pb-Free Solder Alloy/Component Surface Finish Incompatibility Example	24
Figure 3-8	left: Non-Uniform Solder Joint Microstructure, right: Incomplete Solder Joint Reflow (Head-on-Pillow)	24

Figure 8-1	Burned Printed Board	87	Table 3-8	Pb-Free Solder Alloys	31
Figure 8-2	Dendrites	87	Table 3-9	Flux Identification System (from J-STD-004B w/Amendment 1)	32
Figure 8-3	Solder Mask Surface Appearance	89	Table 4-1	Baking Times and Temperatures (Bare/ Unpopulated Printed Board)	42
Figure 8-4	White Residue	89	Table 4-2	Common Screen Parameters	46
Figure 8-5	Frosted Solder Appearance	89	Table 4-3	Common Screening Problems and Solutions ...	46
Figure 8-6	Average Tin Whisker Density (D. Hillman, IPC/SMTA Cleaning and Conformal Coating Conference, 2010)	97	Table 4-4	Physical Properties of Vapor Phase Reflow Fluids	48
Figure 8-7	Average Tin Whisker Density (P. Snugovsky IPC//SMTA Cleaning and Conformal Coating Conference, 2010)	98	Table 4-5	Advantages and Disadvantages of Vapor Phase Soldering	48
Figure 10-1	Cure Windows of Primer Cure	103	Table 4-6	Thermal Data for Electronic Materials	49
Figure 10-2	Conditions that Influence the Extent of Primer Cure	104	Table 4-7	Problems and Solutions in Vapor Phase Soldering	50
Figure 10-3	Influence of Temperature and Humidity	104	Table 4-8	IR Radiation	51
Figure 10-4	Conformal Coating Family Trees	106	Table 4-9	Advantage and Disadvantages of IR Soldering	51
Tables					
Table 1-1	Metric Prefixes	4	Table 4-10	Characteristics of Infrared Sources for SMT Soldering	51
Table 1-2	Conversion Formulae	4	Table 5-1	Allowable Strand Damage	58
Table 3-1	Common Physical Property Values for Eutectic or Near Eutectic Tin/Lead Solder	18	Table 6-1	Component to Land Clearance	71
Table 3-2	Mesh Size vs. Particle Size for Solder Powders Used in Solder Paste	19	Table 6-2	Components with Spacers	74
Table 3-3	Recommended Viscosities of Solder Pastes	20	Table 6-3	Lead Bend Radius	75
Table 3-4	Effects of Parameters on Viscosity (Shear rate is 1.5/sec unless otherwise noted)	20	Table 6-4	Protrusion of Leads in Supported Holes	76
Table 3-5	Test Requirements for Flux Classifications (from J-STD-004B w/Amendment 1)	21	Table 6-5	Protrusion of Leads in Unsupported Holes	76
Table 3-6	Pb-Free Solder Alloys and Their Melting Temperatures	21	Table 8-1	IPC Rhino Team	90
Table 3-7	Maximum Limits of Solder Bath Contaminant	27	Table 8-2	Flux Identification	94
			Table 10-1	Preferred Conformal Coating Removal Methods	112

This Page Intentionally Left Blank

Handbook and Guide to Supplement J-STD-001

Δ 0.1 GENERAL

Δ 0.1.1 Scope This Handbook is a companion reference to the J-STD-001 (standard) and is intended to provide supporting information.

Additional detailed information can be found in documents referenced within the standard (and this Handbook). Users are encouraged to reference those documents to better understand the applicable subject areas.

Although this Handbook uses mandatory terminology, e.g., **shall**, must, etc., nothing within this Handbook is considered mandatory unless this document is specified as a mandatory requirement in the contract documentation.

The intent of this Handbook is to capture “how and why” information and give more background for the specification limits and how they were derived. In addition, other supporting information is provided to give a broader understanding of the process considerations needed to produce acceptable hardware.

NOTE: The revision of this Handbook was revised in an attempt to align with the base document/standard at the same revision. Please check for the latest revision or for any amendment(s) that may include changes that could alter explanations for how and why, or more detailed discussions on criteria.

Δ 0.1.2 Purpose The Handbook describes materials, methods, and verification criteria that, when applied as recommended or required, will produce quality soldered electrical and electronic assemblies. The intent of the Handbook is to explain the “how-to,” the “why,” and fundamentals for these processes, in addition to implementing control over processes rather than depending on end-item inspection to determine product quality.

The J-STD-001 and the IPC-HDBK-001 do not exclude any acceptable process used to make the electrical connections, if the methods used will produce completed solder joints conforming to the acceptability requirements of the standard.

Δ 0.2 FORMAT (Using This Handbook)

This Handbook provides guidance on the J-STD-001H requirements. The section and paragraph numbers in this Handbook refer and correspond to the section and paragraph numbers in J-STD-001H, however, the information provided in this Handbook is applicable to Users of any previous version of J-STD-001.

Although this document will not provide discussion on each of the differences between J-STD-001H and the two addendums J-STD-001HS and J-STD-001HA/IPC-A-610HA, it may provide information on certain topics addressed in addendums, e.g., Pb-free mitigation, that may need to be considered in a general soldering process. This information will be included in the applicable section of this Handbook and not highlighted in any manner.

A cross reference listing, provided as Appendix E to this Handbook, will assist Users with identifying related paragraphs in previous revisions of J-STD-001. This cross-reference listing includes identification of the associated Space and Military Applications Electronic Hardware Addendum paragraphs for revisions F, G and H. A cross-reference to the associated Automotive Addendum paragraphs is not included in this revision.

Information concerning the appendices in J-STD-001 is either addressed in the body of this Handbook or covered more thoroughly in another document. An appendices guide is included at the end of 13 Rework and Repair that links the topics discussed in the appendices of J-STD-001 to the appropriate supplemental information.

Where used verbatim, text that is directly quoted from a standard is italicized. In this Handbook, the word “standard” refers specifically to J-STD-001 Revision H.

NOTE: References in the text of this Handbook (not text quoted from a standard) referring only to Sections, Tables, and Figures in this Handbook will be annotated accordingly, see Example 1. If the reference is to a Section, Table, or Figure in the standard, it will be followed by “of the standard,” see Example 2.

Example 1: For more information on lead trimming, see 5.2.0.5.

Example 2: For more information on surface mount components, see Table 7-2 of the standard.