

JEDEC STANDARD

High Bandwidth Memory DRAM (HBM1, HBM2)

JESD235D

(Revision of JESD235C, January 2020)

FEBRUARY 2021

JEDEC SOLID STATE TECHNOLOGY ASSOCIATION



NOTICE

JEDEC standards and publications contain material that has been prepared, reviewed, and approved through the JEDEC Board of Directors level and subsequently reviewed and approved by the JEDEC legal counsel.

JEDEC standards and publications are designed to serve the public interest through eliminating misunderstandings between manufacturers and purchasers, facilitating interchangeability and improvement of products, and assisting the purchaser in selecting and obtaining with minimum delay the proper product for use by those other than JEDEC members, whether the standard is to be used either domestically or internationally.

JEDEC standards and publications are adopted without regard to whether or not their adoption may involve patents or articles, materials, or processes. By such action JEDEC does not assume any liability to any patent owner, nor does it assume any obligation whatever to parties adopting the JEDEC standards or publications.

The information included in JEDEC standards and publications represents a sound approach to product specification and application, principally from the solid state device manufacturer viewpoint. Within the JEDEC organization there are procedures whereby a JEDEC standard or publication may be further processed and ultimately become an ANSI standard.

No claims to be in conformance with this standard may be made unless all requirements stated in the standard are met.

Inquiries, comments, and suggestions relative to the content of this JEDEC standard or publication should be addressed to JEDEC at the address below, or refer to www.jedec.org under Standards and Documents for alternative contact information.

Published by
©JEDEC Solid State Technology Association 2021
3103 North 10th Street
Suite 240 South
Arlington, VA 22201-2108

JEDEC retains the copyright on this material. By downloading this file the individual agrees not to charge for or resell the resulting material.

PRICE: Contact JEDEC

Printed in the U.S.A.
All rights reserved

PLEASE!

DON'T VIOLATE
THE
LAW!

This document is copyrighted by JEDEC and may not be
reproduced without permission.

For information, contact:

JEDEC Solid State Technology Association
3103 North 10th Street
Suite 240 South
Arlington, VA 22201-2107

or refer to www.jedec.org under Standards-Documents/Copyright Information.

Contents

1	Scope	1
2	Features	1
3	Organization	2
3.1	Channel Definition	3
3.1.1	Summary of Per-Channel Signals	3
3.1.2	Legacy Mode and Pseudo Channel Mode	4
3.1.2.1	Legacy Mode (HBM1)	4
3.1.2.2	Pseudo Channel Mode (HBM2)	4
3.1.3	Dual Command Interfaces	5
3.2	Addressing	6
3.2.1	Bank Groups	7
3.3	Simplified State Diagram	9
4	Initialization	10
4.1	HBM Power-up and Initialization Sequence	10
4.2	Initialization Sequence with Stable Power	12
4.3	Initialization Sequence For Use Of IEEE 1500 Instruction Including Lane Repairs	13
5	Mode Registers	15
6	Operation	22
6.1	Clocking Overview	22
6.2	HBM Write Data Mask (DM), Data Bus Inversion (DBIac) and ECC	24
6.2.1	Write Data Mask (DM)	24
6.2.2	Error Correction Code (ECC)	25
6.2.3	DM & ECC Function Combinations	25
6.2.4	DBIac Function	25
6.2.4.1	DBIac Enabled	25
6.2.5	DBIac States	26
6.2.5.1	Read Operation	27
6.3	Commands	30
6.3.1	Command Truth Tables	30
6.3.2	Row Commands	32
6.3.2.1	Row No Operation Command (RNOP)	32
6.3.2.2	Bank and Row ACTIVATE Command (ACT)	33
6.3.2.3	Bank and Row ACTIVATE Command (ACT) - Implicit Precharge	34
6.3.2.4	Precharge Command (PRE/PREALL)	36
6.3.2.5	REFRESH Command (REF)	39
6.3.2.6	SINGLE BANK REFRESH Command (REFSB)	40
6.3.3	Column Commands	44
6.3.3.1	Column No Operation Command (CNOP)	44
6.3.3.2	Read Command (RD, RDA)	45
6.3.3.3	Write Command (WR, WRA)	52
6.3.3.4	Mode Register Set (MRS)	59
6.3.4	Power-Mode Commands	60
6.3.4.1	Power-Down (PDE, PDX)	60
6.3.4.2	Self Refresh (SRE, SRX)	65
6.4	Parity	66
6.4.1	Command/Address Parity	66
6.4.2	DQ Parity	68
6.5	Clock Frequency Change Sequence	74
6.6	Target Row Refresh (TRR) Mode	75
6.6.1	TRR Mode Operation	75

Contents (cont'd)

6.7	Temperature Compensated Refresh Reporting	76
6.7.1	Temperature Compensated Refresh Trip Points	77
6.7.2	Catastrophic Temperature Sensor	77
6.8	Interconnect Redundancy Remapping	78
6.8.1	AWORD Remapping	78
6.8.1.1	Row Command Bus - Remapping Table	78
6.8.1.2	Column Command Bus - Remapping Table	79
6.8.1.3	AWORD Remapping Example	79
6.8.2	DWORD Remapping	80
6.8.2.1	DWORD Remapping Table	81
6.8.2.2	DWORD Remapping Examples	82
6.9	HBM Loopback Test Modes	84
6.9.1	HBM Polynomial Structures	85
6.9.1.1	AWORD MISR Polynomial	85
6.9.1.2	DWORD MISR Polynomial	86
6.9.2	General Loopback Modes Features and Behavior	86
6.9.3	AWORD and DWORD Write MISR Modes	91
6.9.3.1	Test Method for AWORD (Write) MISR Mode	91
6.9.3.2	Test Method for DWORD Write MISR Mode	91
6.9.4	AWORD and DWORD Write Register Modes	91
6.9.4.1	Test method for AWORD (Write) Register Mode	92
6.9.4.2	Test Method for DWORD Write Register Mode	92
6.9.5	DWORD Read Register Mode	92
6.9.5.1	Test Method for DWORD Read Register Mode	93
6.9.6	DWORD Read LFSR Mode	93
6.9.6.1	Test Method for DWORD Read LFSR Mode	93
6.9.7	AWORD and DWORD Write LFSR Compare Modes	94
6.9.7.1	Test method for AWORD (Write) LFSR Compare Mode	95
6.9.7.2	Test Method for DWORD Write LFSR Compare mode	95
7	Operating Conditions	96
7.1	Absolute Maximum DC Rating	96
7.2	Recommended DC Operating Condition	96
7.3	Operating Temperature	96
8	Electrical Characteristics	97
8.1	Leakage Current	97
8.2	Capacitance	97
8.3	AC & DC Characteristics	97
8.4	Transmit Driver Currents	98
8.5	Output Timing Reference Load	98
8.6	Output Voltage Level	98
8.7	Output Rise and Fall Time	98
8.8	Overshoot/Undershoot	99
9	IDD Specification	100
9.1	IDD and IPP Specification Parameters and Test Conditions	100
9.2	IDD and IPP Specifications	105
9.3	IDD6 Specification	106
10	AC Timings	107
11	Package (Die) Specification	113
11.1	Signals	113
11.2	MicroBump Positions	115

Contents (cont'd)

11.3	HBM Stack Height	116
11.4	HBM Ballout	116
12	HBM DRAM Assembly	159
13	Test and Boundary Scan	160
13.1	Direct Access (DA) Test Port	160
13.1.1	DA28 Lockout	161
13.2	IEEE Standard 1500	161
13.2.1	Test Access Port I/O Signals	162
13.2.2	Register Definition and Programming	164
13.2.2.1	Wrapper Instruction Register Encodings	164
13.2.2.2	1 Wrapper Data Register Types	166
13.2.3	Test Instructions	167
13.2.3.1	BYPASS	167
13.2.3.2	EXTEST_RX	168
13.2.3.3	EXTEST_TX	168
13.2.3.4	INTEST_RX	171
13.2.3.5	INTEST_TX	171
13.2.3.6	HBM_RESET	172
13.2.3.7	MBIST	173
13.2.3.8	SOFT_REPAIR	174
13.2.3.9	HARD_REPAIR	175
13.2.3.10	DWORD_MISR	175
13.2.3.11	AWORD_MISR	177
13.2.3.12	CHANNEL_ID	179
13.2.3.13	MISR_MASK	180
13.2.3.14	AWORD_MISR_CONFIG	182
13.2.3.15	DEVICE_ID	183
13.2.3.16	TEMPERATURE	185
13.2.3.17	MODE_REGISTER_DUMP_SET	186
13.2.3.18	READ_LFSR_COMPARE_STICKY	187
13.2.3.19	SOFT_LANE_REPAIR and HARD_LANE_REPAIR	189
13.2.4	Interaction with Mission Mode Operation	192
13.2.5	IEEE1500 Port AC Timing Parameters	193
13.3	Boundary Scan	198
14	Annex A (informative) Differences between JESD235D and JESD235C	199
15	Annex A.1 (informative) Differences between JESD235C and JESD235B	199
16	Annex A.2 (informative) Differences between JESD235B and JESD235A	200
17	Annex A.3 (informative) Differences between JESD235A and JESD235	202

HIGH BANDWIDTH MEMORY (HBM) DRAM

(From JEDEC Board Ballot JCB-20-10, formulated under the cognizance of the JC-42.3 Subcommittee on DRAM Memories, under item number 1797.99L, Rev. 4.20).

1 Scope

The HBM DRAM is tightly coupled to the host compute die with a distributed interface. The interface is divided into independent channels. Each channel is completely independent of one another. Channels are not necessarily synchronous to each other. The HBM DRAM uses a wide-interface architecture to achieve high-speed, low power operation. Each channel interface maintains a 128 bit data bus operating at double data rate (DDR).

2 Features

- 256 bit prefetch per memory read and write access
- BL = 2 and 4
- 128 DQ width + optional ECC pin support/channel
- Legacy mode and Pseudo Channel (PC) mode operation; 64 DQ width for PC mode
- Differential clock inputs (CK_t/CK_c) for command/address
- Double data rate (DDR) command/address. Row Activate commands require two cycles, all other commands require one cycle
- Semi-independent row and column command interfaces allowing Activates/Precharges to be issued in parallel with Read/Writes.
- Data referenced to unidirectional differential data strobes RDQS_t/RDQS_c and WDQS_t/WDQS_c. One strobe pair each per DWORD
- Up to 8 channels / device
- Channel density of 1 Gb to 16 Gb
- 8, 16, 32 or 48 banks per channel; varies by device density/channel
- Bank grouping supported
- 2 KB page size per channel
- DBIac support configurable via MRS
- Data mask for masking write data per byte
- Self refresh modes
- I/O voltage 1.2 V
- DRAM core voltage 1.2 V, independent of I/O voltage
- Unterminated data/address/cmd/clk interfaces
- Temperature sensor with 3-bit encoded range output